XCAU15P-2FFVB676I

FPGA, Artix Ultrascale+, 228 I/O's, 170100 Logic Cells, 2 Speed Grade, -40 to 100°C, FCBGA-676

⚠️ Reference pricing provided. In case of supply shortages, we will connect you with our trusted procurement partners to ensure your project's continuity.
Manufacturer: AMD
Product type: FPGAs
SVHC: No SVHC (21-Jan-2025)
FPGA Type: SRAM based FPGA
IC Mounting: Surface Mount
No. of Pins: 676Pins
Speed Grade: 2
Product Range: Artix Ultrascale+ Series
Qualification: -
No.of User I/Os: 228I/O's
IC Case / Package: FCBGA
No. of Logic Cells: 170100Logic Cells
Process Technology: 16nm
Operating Temperature Max: 100°C
Operating Temperature Min: -40°C
Delivery and price
Units per pack	1
Price	208.29 €
Current stock	10+
Lead time	30 days
Datasheet
**==> picture [41 x 38] intentionally omitted <==**

**==> picture [35 x 35] intentionally omitted <==**

# **Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics** 

DS931 (v1.7) May 30, 2024 

**Product Specification** 

## **Summary** 

The AMD Artix™ UltraScale+™ FPGAs are available in -2 and -1 speed grades, with -2E and -2I devices having the highest performance. Some -1LI devices can operate at a VCCINT voltage at 0.85V or 0.72V and provide lower maximum static power. When operated at VCCINT = 0.85V, using a -1LI device, the speed specification for the L devices is the same as the -1I speed grade. When operated at VCCINT = 0.72V, the -1LI performance and static and dynamic power is reduced. 

DC and AC characteristics are specified in extended (E), industrial (I), and automotive (Q) temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade extended device are the same as for a -1 speed grade industrial device). However, only selected speed grades and/or devices are available in each temperature range. 

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. 

This data sheet, part of an overall set of documentation on the Artix UltraScale+ FPGAs, is available on the AMD website at the AMD Technical Information Portal. 

## **DC Characteristics** 

## **Absolute Maximum Ratings** 

_Table 1:_ **Absolute Maximum Ratings** 

|**Absolute Maximum Ratings**|**Absolute Maximum Ratings**|**Absolute Maximum Ratings**|**Absolute Maximum Ratings**|**Absolute Maximum Ratings**|
|---|---|---|---|---|
|_Table 1:_**Absolute Maximum Ratings**|||||
|**Symbol**|**Description1**|**Min**|**Max**|**Units**|
|**FPGA Logic**|||||
|VCCINT|Internal supply voltage|–0.500|1.000|V|
|VCCINT_IO2|Internal supply voltage for the I/O banks|–0.500|1.000|V|
|VCCAUX|Auxiliary supply voltage|–0.500|2.000|V|
|VCCBRAM|Supply voltage for the block RAM|–0.500|1.000|V|



AMD Adaptive Computing is creating an environment where employees, customers, and partners feel welcome and included. To that end, we’re removing non-inclusive language from our products and related collateral. We’ve launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this link for more information. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

1 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 1:_ **Absolute Maximum Ratings** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|
|_Table 1:_**Absolute Maximum Ratings**_(cont'd)_|||||
|**Symbol**|**Description1**|**Min**|**Max**|**Units**|
|VCCO|Output drivers supply voltage for HD I/O banks|–0.500|3.400|V|
||Output drivers supply voltage for HP I/O banks and configuration<br>bank 0|–0.500|2.000|V|
|VCCAUX_IO3|Auxiliary supply voltage for the I/O banks|–0.500|2.000|V|
|VREF|Input reference voltage for HP I/O banks|–0.500|2.000|V|
|VIN4,5,6,7|I/O input voltage for HD I/O banks|–0.550|VCCO+ 0.550|V|
||I/O input voltage for HP I/O banks|–0.550|VCCO+ 0.550|V|
|VBATT|Key memory battery backup supply|–0.500|2.000|V|
|IDC|Available output current at the pad|–20|20|mA|
|IRMS|Available RMS output current at the pad|–20|20|mA|
|**GTH or GTY Transceiver8**|||||
|VMGTAVCC|Analog supply voltage for transceiver circuits|–0.500|1.000|V|
|VMGTAVTT|Analog supply voltage for transceiver termination circuits|–0.500|1.300|V|
|VMGTVCCAUX|Auxiliary analog Quad PLL (QPLL) voltage supply for transceivers|–0.500|1.900|V|
|VMGTREFCLK|Transceiver reference clock absolute input voltage|–0.500|1.300|V|
|VMGTAVTTRCAL|Analog supply voltage for the resistor calibration circuit of the<br>transceiver column|–0.500|1.300|V|
|VIN|Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input<br>voltage|–0.500|1.200|V|
|IDCIN-FLOAT|DC input current for receiver input pins DC coupled RX<br>termination = floating9|–|10|mA|
|IDCIN-MGTAVTT|DC input current for receiver input pins DC coupled RX<br>termination = VMGTAVTT|–|10|mA|
|IDCIN-GND|DC input current for receiver input pins DC coupled RX<br>termination = GND10|–|0|mA|
|IDCIN-PROG|DC input current for receiver input pins DC coupled RX<br>termination = programmable11|–|0|mA|
|IDCOUT-FLOAT|DC output current for transmitter pins DC coupled RX<br>termination = floating|–|6|mA|
|IDCOUT-MGTAVTT|DC output current for transmitter pins DC coupled RX<br>termination = VMGTAVTT|–|6|mA|
|**System Monitor**|||||
|VCCADC|System Monitor supply relative to GNDADC|–0.500|2.000|V|
|VREFP|System Monitor reference input relative to GNDADC|–0.500|2.000|V|
|**Temperature12**|||||
|TSTG|Storage temperature (ambient)|–65|150|°C|
|TSOL|Maximum dry rework soldering temperature|–|260|°C|
||Maximum reflow soldering temperature for SBVB484, SBVC484,<br>SFVB784, and FFVB676 packages|–|250|°C|
||Maximum reflow soldering temperature for FCVA289 and UBVA368<br>packages|–|245|°C|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

2 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 1:_ **Absolute Maximum Ratings** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|
|_Table 1:_**Absolute Maximum Ratings**_(cont'd)_|||||
|**Symbol**|**Description1**|**Min**|**Max**|**Units**|
|Tj|Maximum junction temperature|–|125|°C|
|**Notes:**<br>1.<br>Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings<br>only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not<br>implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.<br>2.<br>VCCINT_IOmust be connected to VCCBRAM.<br>3.<br>VCCAUX_IOmust be connected to VCCAUX.<br>4.<br>The lower absolute voltage specification always applies.<br>5.<br>For I/O operation, see the_UltraScale Architecture SelectIO Resources User Guide_(UG571).<br>6.<br>When operating outside of the recommended operating conditions, refer toTable 4andTable 5for maximum overshoot and<br>undershoot specifications.<br>7.<br>VINfor the POR_OVERRIDE pin is unique. POR_OVERRIDE must be connected to either GND (default) or VCCINT. See TPORinConfiguration<br>Switching Characteristicsfor additional information.<br>8.<br>For more information on supported GTH or GTY transceiver terminations see the_UltraScale Architecture GTH Transceivers User Guide_<br>(UG576) or_UltraScale Architecture GTY Transceivers User Guide_(UG578).<br>9.<br>AC coupled operation is not supported for RX termination = floating.<br>10.<br>For GTY transceivers, DC coupled operation is not supported for RX termination = GND.<br>11.<br>DC coupled operation is not supported for RX termination = programmable.<br>12.<br>For soldering guidelines and thermal considerations, see the_UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification_<br>(UG575).|||||



## **Recommended Operating Conditions** 

## _Table 2:_ **Recommended Operating Conditions** 

|**Recommended Operating Conditions**|**Recommended Operating Conditions**|**Recommended Operating Conditions**|**Recommended Operating Conditions**|**Recommended Operating Conditions**|**Recommended Operating Conditions**|
|---|---|---|---|---|---|
|_Table 2:_**Recommended Operating Conditions**||||||
|**Symbol**|**Description1, 2**|**Min**|**Typ**|**Max**|**Units**|
|**FPGA Logic**||||||
|VCCINT|Internal supply voltage|0.825|0.850|0.876|V|
||For -1LI (VCCINT= 0.72V) devices: internal supply voltage|0.698|0.720|0.742|V|
|VCCINT_IO3|Internal supply voltage for the I/O banks|0.825|0.850|0.876|V|
||For -1LI (VCCINT= 0.72V) devices: internal supply voltage for the<br>I/O banks|0.825|0.850|0.876|V|
|VCCBRAM|Block RAM supply voltage|0.825|0.850|0.876|V|
|VCCAUX|Auxiliary supply voltage|1.746|1.800|1.854|V|
|VCCO4|Supply voltage for HD I/O banks5|1.140|–|3.400|V|
||Supply voltage for HP I/O banks and configuration bank 06|0.950|–|1.900|V|
|VCCAUX_IO7|Auxiliary I/O supply voltage|1.746|1.800|1.854|V|
|VIN8,9|I/O input voltage|–0.200|–|VCCO+ 0.200|V|
|IIN10|Maximum current through any pin in a powered or unpowered<br>bank when forward biasing the clamp diode|–|–|10|mA|
|VBATT11|Battery voltage|1.000|–|1.890|V|
|**GTH or GTY Transceiver**||||||
|VMGTAVCC12|Analog supply voltage for the GTH or GTY transceiver|0.873|0.900|0.927|V|
|VMGTAVTT12|Analog supply voltage for the GTH or GTY transmitter and<br>receiver termination circuits|1.164|1.200|1.236|V|
|VMGTVCCAUX12|Auxiliary analog QPLL voltage supply for the transceivers|1.746|1.800|1.854|V|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

3 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 2:_ **Recommended Operating Conditions** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 2:_**Recommended Operating Conditions**_(cont'd)_||||||
|**Symbol**|**Description1, 2**|**Min**|**Typ**|**Max**|**Units**|
|VMGTAVTTRCAL12|Analog supply voltage for the resistor calibration circuit of the<br>GTH or GTY transceiver column|1.164|1.200|1.236|V|
|**System Monitor**||||||
|VCCADC|System Monitor supply relative to GNDADC|1.746|1.800|1.854|V|
|VREFP|System Monitor externally supplied reference voltage relative to<br>GNDADC|1.200|1.250|1.300|V|
|**Temperature**||||||
|Tj13|Junction temperature operating range for extended (E)<br>temperature devices|0|–|100|°C|
||Junction temperature operating range for industrial (I)<br>temperature devices|–40|–|100|°C|
||Junction temperature operating range for automotive (Q)<br>temperature devices|–40|–|125|°C|
||Junction temperature operating range for eFUSE programming14|–40|–|125|°C|
|**Notes:**<br>1.<br>All voltages are relative to GND, assuming supplies are present.<br>2.<br>For the design of the power distribution system consult the_UltraScale Architecture PCB Design User Guide_(UG583).<br>3.<br>VCCINT_IOmust be connected to VCCBRAM.<br>4.<br>For VCCO_0, the recommended nominal operating voltage is 1.5V or 1.8V, and the minimum voltage for power on and during<br>configuration is 1.425V. After configuration, data is retained even if VCCOdrops to 0V.<br>5.<br>Includes VCCOof 1.2V, 1.35V, 1.5V, 1.8V, and 2.5V at ±5%, and 3.3V at +3/–5%.<br>6.<br>Includes VCCOof 1.0V, 1.2V, 1.35V, 1.5V, and 1.8V at ±5%.<br>7.<br>VCCAUX_IOmust be connected to VCCAUX.<br>8.<br>The lower absolute voltage specification always applies.<br>9.<br>VINfor the POR_OVERRIDE pin is unique. POR_OVERRIDE must be connected to either GND (default) or VCCINT. See TPORinConfiguration<br>Switching Characteristicsfor additional information.<br>10.<br>A total of 200 mA per bank should not be exceeded.<br>11.<br>If battery is not used, connect VBATTto either GND or VCCAUX.<br>12.<br>Each voltage listed requires filtering as described in the_UltraScale Architecture GTH Transceivers User Guide_(UG576) or the_UltraScale_<br>_Architecture GTY Transceivers User Guide_(UG578).<br>13.<br>AMD recommends measuring the Tjof a device using the system monitor as described in the_UltraScale Architecture System Monitor User_<br>_Guide_(UG580). The system monitor temperature measurement errors (that are described inTable 74) must be accounted for in your<br>design. For example, when using the system monitor with an external reference of 1.25V, and when the system monitor reports 97°C,<br>there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted Tj(100°C – 3°C = 97°C).<br>14.<br>Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is<br>active).||||||



## **DC Characteristics Over Recommended Operating Conditions** 

## _Table 3:_ **DC Characteristics Over Recommended Operating Conditions** 

|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**|
|---|---|---|---|---|---|
|**Symbol**|**Description**|**Min**|**Typ1**|**Max**|**Units**|
|VDRINT|Data retention VCCINTvoltage (below which configuration data<br>might be lost)|0.68|–|–|V|
|VDRAUX|Data retention VCCAUXvoltage (below which configuration data<br>might be lost)|1.5|–|–|V|
|IREF|VREFleakage current per pin|–|–|15|µA|
|IL|Input or output leakage current per pin (HD I/O and HP I/O2)<br>(sample-tested)|–|–|15|µA|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

4 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 3:_ **DC Characteristics Over Recommended Operating Conditions** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**_(cont'd)_||||||
|**Symbol**|**Description**|**Min**|**Typ1**|**Max**|**Units**|
|CIN3|Die input capacitance at the pad (HP I/O)|–|–|3.1|pF|
||Die input capacitance at the pad (HD I/O)|–|–|4.75|pF|
|IRPU|Pad pull-up (when selected) at VIN= 0V, VCCO= 3.3V|75|–|190|µA|
||Pad pull-up (when selected) at VIN= 0V, VCCO= 2.5V|50|–|169|µA|
||Pad pull-up (when selected) at VIN= 0V, VCCO= 1.8V|60|–|120|µA|
||Pad pull-up (when selected) at VIN= 0V, VCCO= 1.5V|30|–|120|µA|
||Pad pull-up (when selected) at VIN= 0V, VCCO= 1.2V|10|–|100|µA|
|IRPD|Pad pull-down (when selected) at VIN= 3.3V|60|–|200|µA|
||Pad pull-down (when selected) at VIN= 1.8V|29|–|120|µA|
|ICCADCON|Analog supply current for the SYSMON circuits in the power-up<br>state|–|–|8|mA|
|ICCADCOFF|Analog supply current for the SYSMON circuits in the power-down<br>state|–|–|1.5|mA|
|IBATT4,5|Battery supply current at VBATT= 1.89V|–|–|650|nA|
||Battery supply current at VBATT= 1.20V|–|–|150|nA|
|IPFS6|VCCAUXadditional supply current during eFUSE programming|–|–|115|mA|
|Internal VREF|50% VCCO|VCCOx 0.49|VCCOx 0.50|VCCOx 0.51|V|
||70% VCCO|VCCOx 0.69|VCCOx 0.70|VCCOx 0.71|V|
|Differential termination|Programmable differential termination (TERM_100) for HP I/O<br>banks|–35%|100|+35%|Ω|
|n|Temperature diode ideality factor|–|1.026|–|–|
|r|Temperature diode series resistance|–|2|–|Ω|
|**Calibrated programmable on-die termination (DCI) in HP I/O banks7 (measured per JEDEC specification)**||||||
|R9|Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_40|–10%8|40|+10%8|Ω|
||Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_48|–10%8|48|+10%8|Ω|
||Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_60|–10%8|60|+10%8|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_40|–10%8|40|+10%8|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_48|–10%8|48|+10%8|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_60|–10%8|60|+10%8|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_120|–10%8|120|+10%8|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_240|–10%8|240|+10%8|Ω|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

5 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 3:_ **DC Characteristics Over Recommended Operating Conditions** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 3:_**DC Characteristics Over Recommended Operating Conditions**_(cont'd)_||||||
|**Symbol**|**Description**|**Min**|**Typ1**|**Max**|**Units**|
|**Uncalibrated programmable on-die termination in HP I/Os banks (measured per JEDEC specification)**||||||
|R9|Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_40|–50%|40|+50%|Ω|
||Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_48|–50%|48|+50%|Ω|
||Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_60|–50%|60|+50%|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_40|–50%|40|+50%|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_48|–50%|48|+50%|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_60|–50%|60|+50%|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_120|–50%|120|+50%|Ω|
||Programmable input termination to VCCOwhere ODT = RTT_240|–50%|240|+50%|Ω|
|**Uncalibrated programmable on-die termination in HD I/O banks (measured per JEDEC specification)**||||||
|R9|Thevenin equivalent resistance of programmable input<br>termination to VCCO/2 where ODT = RTT_48|–50%|48|+50%|Ω|
|**Notes:**<br>1.<br>Typical values are specified at nominal voltage, 25°C.<br>2.<br>For the HP I/O banks with a VCCOof 1.8V and separated VCCOand VCCAUX_IOpower supplies, the ILmaximum current is 70 µA.<br>3.<br>This measurement represents the die capacitance at the pad, not including the package.<br>4.<br>Maximum value specified for worst case process at 25°C.<br>5.<br>IBATTis measured when the battery-backed RAM (BBRAM) is enabled.<br>6.<br>Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is<br>active).<br>7.<br>VRP resistor tolerance is (240Ω ±1%).<br>8.<br>If VRP resides at a different bank (DCI cascade), the range increases to ±15%.<br>9.<br>On-die input termination resistance, for more information see the_UltraScale Architecture SelectIO Resources User Guide_(UG571).||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

6 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **VIN Maximum Allowed AC Voltage Overshoot and Undershoot** 

_Table 4:_ **VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HD I/O Banks** 

|**VIN Maximum Allowed AC Voltage Overshoot and Undershoot**|**VIN Maximum Allowed AC Voltage Overshoot and Undershoot**|**VIN Maximum Allowed AC Voltage Overshoot and Undershoot**|**VIN Maximum Allowed AC Voltage Overshoot and Undershoot**|
|---|---|---|---|
|_Table 4:_**VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HD I/O Banks**||||
|**AC Voltage Overshoot1**|**% of UI2 at –40°C to 100°C**|**AC Voltage Undershoot1**|**% of UI2 at –40°C to 100°C**|
|VCCO+ 0.30|100%|–0.30|100%|
|VCCO+ 0.35|100%|–0.35|90%|
|VCCO+ 0.40|100%|–0.40|78%|
|VCCO+ 0.45|100%|–0.45|40%|
|VCCO+ 0.50|100%|–0.50|24%|
|VCCO+ 0.55|100%|–0.55|18.0%|
|VCCO+ 0.60|100%|–0.60|13.0%|
|VCCO+ 0.65|100%|–0.65|10.8%|
|VCCO+ 0.70|92%|–0.70|9.0%|
|VCCO+ 0.75|92%|–0.75|7.0%|
|VCCO+ 0.80|92%|–0.80|6.0%|
|VCCO+ 0.85|92%|–0.85|5.0%|
|VCCO+ 0.90|92%|–0.90|4.0%|
|VCCO+ 0.95|92%|–0.95|2.5%|
|**Notes:**<br>1.<br>A total of 200 mA per bank should not be exceeded.<br>2.<br>For UI smaller than 20 µs.<br>3.<br>For the -1Q devices, the upper temperature limit is 125°C.||||



_Table 5:_ **VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks** 

|_Table 5:_**VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks**|_Table 5:_**VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks**|_Table 5:_**VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks**|_Table 5:_**VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks**|
|---|---|---|---|
|**AC Voltage Overshoot1**|**% of UI2 at –40°C to 100°C**|**AC Voltage Undershoot1**|**% of UI2 at –40°C to 100°C**|
|VCCO+ 0.30|100%|–0.30|100%|
|VCCO+ 0.35|100%|–0.35|100%|
|VCCO+ 0.40|92%|–0.40|92%|
|VCCO+ 0.45|50%|–0.45|50%|
|VCCO+ 0.50|20%|–0.50|20%|
|VCCO+ 0.55|10%|–0.55|10%|
|VCCO+ 0.60|6%|–0.60|6%|
|VCCO+ 0.65|2%|–0.65|2%|
|VCCO+ 0.70|2%|–0.70|2%|
|**Notes:**<br>1.<br>A total of 200 mA per bank should not be exceeded.<br>2.<br>For UI smaller than 20 µs.<br>3.<br>For the -1Q devices, the upper temperature limit is 125°C.||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

7 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **Quiescent Supply Current** 

## _Table 6:_ **Typical Quiescent Supply Current** 

|**Quiescent Supply Current**|**Quiescent Supply Current**|**Quiescent Supply Current**|**Quiescent Supply Current**|**Quiescent Supply Current**|**Quiescent Supply Current**|**Quiescent Supply Current**|
|---|---|---|---|---|---|---|
|_Table 6:_**Typical Quiescent Supply Current**|||||||
|**Symbol**|**Description1, 2, 3**|**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|ICCINTQ|Quiescent VCCINTsupply current|XCAU7P|222|222|202|mA|
|||XCAU10P|424|424|372|mA|
|||XCAU15P|424|424|372|mA|
|||XCAU20P|1181|1181|1037|mA|
|||XCAU25P|1181|1181|1037|mA|
|||XAAU7P|N/A|222|202|mA|
|||XAAU10P|N/A|424|N/A|mA|
|||XAAU15P|N/A|424|N/A|mA|
|ICCINT_IOQ|Quiescent VCCINT_IOsupply current|XCAU7P|30|30|30|mA|
|||XCAU10P|44|44|44|mA|
|||XCAU15P|44|44|44|mA|
|||XCAU20P|59|59|59|mA|
|||XCAU25P|59|59|59|mA|
|||XAAU7P|N/A|30|30|mA|
|||XAAU10P|N/A|44|N/A|mA|
|||XAAU15P|N/A|44|N/A|mA|
|ICCOQ|Quiescent VCCOsupply current|All devices|1|1|1|mA|
|ICCAUXQ|Quiescent VCCAUXsupply current|XCAU7P|29|29|29|mA|
|||XCAU10P|55|55|55|mA|
|||XCAU15P|55|55|55|mA|
|||XCAU20P|153|153|153|mA|
|||XCAU25P|153|153|153|mA|
|||XAAU7P|N/A|29|29|mA|
|||XAAU10P|N/A|55|N/A|mA|
|||XAAU15P|N/A|55|N/A|mA|
|ICCAUX_IOQ|Quiescent VCCAUX_IOsupply current|XCAU7P|26|26|26|mA|
|||XCAU10P|24|24|24|mA|
|||XCAU15P|24|24|24|mA|
|||XCAU20P|32|32|32|mA|
|||XCAU25P|32|32|32|mA|
|||XAAU7P|N/A|26|26|mA|
|||XAAU10P|N/A|24|N/A|mA|
|||XAAU15P|N/A|24|N/A|mA|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

8 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 6:_ **Typical Quiescent Supply Current** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 6:_**Typical Quiescent Supply Current**_(cont'd)_|||||||
|**Symbol**|**Description1, 2, 3**|**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|ICCBRAMQ|Quiescent VCCBRAMsupply current|XCAU7P|3|3|3|mA|
|||XCAU10P|5|5|5|mA|
|||XCAU15P|5|5|5|mA|
|||XCAU20P|17|17|17|mA|
|||XCAU25P|17|17|17|mA|
|||XAAU7P|N/A|3|3|mA|
|||XAAU10P|N/A|5|N/A|mA|
|||XAAU15P|N/A|5|N/A|mA|
|**Notes:**<br>1.<br>Typical values are specified at nominal voltage, 85°C junction temperatures (Tj) with single-ended SelectIO™ resources.<br>2.<br>Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, and all I/O pins are 3-state<br>and floating.<br>3.<br>Use the Xilinx Power Estimator (XPE) spreadsheet tool (download atwww.xilinx.com/power) to estimate static power consumption for<br>conditions or supplies other than those specified.|||||||



## **Power Supply Sequencing** 

## **Power-On/Off Power Supply Sequencing** 

The recommended power-on sequence is VCCINT, VCCINT_IO/VCCBRAM, VCCAUX/VCCAUX_IO, and VCCO to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If VCCINT and VCCINT_IO/VCCBRAM have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. VCCINT_IO must be connected to VCCBRAM. If VCCAUX/VCCAUX_IO and VCCO have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. VCCAUX and VCCAUX_IO must be connected together. VCCADC and VREF can be powered at any time and have no power-up sequencing requirements. 

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is VCCINT, VMGTAVCC, VMGTAVTT OR VMGTAVCC, VCCINT, VMGTAVTT. There is no recommended sequencing for VMGTVCCAUX. Both VMGTAVCC and VCCINT can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw. If these recommended sequences are not met, current drawn from VMGTAVTT can be higher than specifications during power-up and power-down. 

## **Power Supply Requirements** 

Table 7 shows the minimum current, in addition to ICCQ maximum, required by each Artix UltraScale+ FPGA for proper power-on and configuration. If these current minimums are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after VCCINT is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power) to estimate current drain on these supplies. XPE is also used to estimate power-on current for all supplies. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

9 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 7:_ **Power-on Current by Device** 

|_Table 7:_**Power-on Current by Device**|_Table 7:_**Power-on Current by Device**|_Table 7:_**Power-on Current by Device**|_Table 7:_**Power-on Current by Device**|_Table 7:_**Power-on Current by Device**|_Table 7:_**Power-on Current by Device**|
|---|---|---|---|---|---|
|**Device**|**ICCINTMIN**|**ICCBRAMMIN + ICCINT_IOMIN**|**ICCOMIN**|**ICCAUXMIN + ICCAUX_IOMIN**|**Units**|
|XCAU7P<br>XAAU7P|ICCINTQ+ 770|ICCBRAMQ+ ICCINT_IOQ+ 409|ICCOQ+ 50|ICCAUXQ+ ICCAUX_IOQ+ 386|mA|
|XCAU10P<br>XAAU10P|ICCINTQ+ 770|ICCBRAMQ+ ICCINT_IOQ+ 409|ICCOQ+ 50|ICCAUXQ+ ICCAUX_IOQ+ 386|mA|
|XCAU15P<br>XAAU15P|ICCINTQ+ 770|ICCBRAMQ+ ICCINT_IOQ+ 409|ICCOQ+ 50|ICCAUXQ+ ICCAUX_IOQ+ 386|mA|
|XCAU20P|ICCINTQ+ 770|ICCBRAMQ+ ICCINT_IOQ+ 476|ICCOQ+ 50|ICCAUXQ+ ICCAUX_IOQ+ 515|mA|
|XCAU25P|ICCINTQ+ 770|ICCBRAMQ+ ICCINT_IOQ+ 476|ICCOQ+ 50|ICCAUXQ+ ICCAUX_IOQ+ 515|mA|



## _Table 8:_ **Power Supply Ramp Time** 

|_Table 8:_**Power Supply Ramp Time**|_Table 8:_**Power Supply Ramp Time**|_Table 8:_**Power Supply Ramp Time**|_Table 8:_**Power Supply Ramp Time**|_Table 8:_**Power Supply Ramp Time**|
|---|---|---|---|---|
|**Symbol**|**Description**|**Min**|**Max**|**Units**|
|TVCCINT|Ramp time from GND to 95% of VCCINT|0.2|40|ms|
|TVCCINT_IO|Ramp time from GND to 95% of VCCINT_IO|0.2|40|ms|
|TVCCO|Ramp time from GND to 95% of VCCO|0.2|40|ms|
|TVCCAUX|Ramp time from GND to 95% of VCCAUX|0.2|40|ms|
|TVCCBRAM|Ramp time from GND to 95% of VCCBRAM|0.2|40|ms|
|TMGTAVCC|Ramp time from GND to 95% of VMGTAVCC|0.2|40|ms|
|TMGTAVTT|Ramp time from GND to 95% of VMGTAVTT|0.2|40|ms|
|TMGTVCCAUX|Ramp time from GND to 95% of VMGTVCCAUX|0.2|40|ms|



## **DC Input and Output Levels** 

Values for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended operating conditions at the VOL and VOH test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum VCCO with the respective VOL and VOH voltage levels shown. Other standards are sample tested. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

10 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **I/O Levels** 

## _Table 9:_ **SelectIO DC Input and Output Levels For HD I/O Banks** 

|**I/O Levels**|**I/O Levels**|**I/O Levels**|**I/O Levels**|**I/O Levels**|**I/O Levels**|**I/O Levels**|**I/O Levels**|**I/O Levels**|
|---|---|---|---|---|---|---|---|---|
|_Table 9:_**SelectIO DC Input and Output Levels For HD I/O Banks**|||||||||
|**I/O Standard1, 2**|**VIL**||**VIH**||**VOL**|**VOH**|**IOL**|**IOH**|
||**V, Min**|**V, Max**|**V, Min**|**V, Max**|**V, Max**|**V, Min**|**mA**|**mA**|
|HSTL_I|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|0.400|VCCO– 0.400|8.0|–8.0|
|HSTL_I_18|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|0.400|VCCO– 0.400|8.0|–8.0|
|HSUL_12|–0.300|VREF– 0.130|VREF+ 0.130|VCCO+ 0.300|20% VCCO|80% VCCO|0.1|–0.1|
|LVCMOS12|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.400|VCCO– 0.400|Note3|Note3|
|LVCMOS15|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.450|VCCO– 0.450|Note4|Note4|
|LVCMOS18|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.450|VCCO– 0.450|Note4|Note4|
|LVCMOS25|–0.300|0.700|1.700|VCCO+ 0.300|0.400|VCCO– 0.400|Note4|Note4|
|LVCMOS33|–0.300|0.800|2.000|3.400|0.400|VCCO– 0.400|Note4|Note4|
|LVTTL|–0.300|0.800|2.000|3.400|0.400|2.400|Note4|Note4|
|SSTL12|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|VCCO/2 – 0.150|VCCO/2 + 0.150|14.25|–14.25|
|SSTL135|–0.300|VREF– 0.090|VREF+ 0.090|VCCO+ 0.300|VCCO/2 – 0.150|VCCO/2 + 0.150|8.9|–8.9|
|SSTL135_II|–0.300|VREF– 0.090|VREF+ 0.090|VCCO+ 0.300|VCCO/2 – 0.150|VCCO/2 + 0.150|13.0|–13.0|
|SSTL15|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|VCCO/2 – 0.175|VCCO/2 + 0.175|8.9|–8.9|
|SSTL15_II|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|VCCO/2 – 0.175|VCCO/2 + 0.175|13.0|–13.0|
|SSTL18_I|–0.300|VREF– 0.125|VREF+ 0.125|VCCO+ 0.300|VCCO/2 – 0.470|VCCO/2 + 0.470|8.0|–8.0|
|SSTL18_II|–0.300|VREF– 0.125|VREF+ 0.125|VCCO+ 0.300|VCCO/2 – 0.600|VCCO/2 + 0.600|13.4|–13.4|
|**Notes:**<br>1.<br>Tested according to relevant specifications.<br>2.<br>Standards specified using the default I/O standard configuration. For details, see the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571).<br>3.<br>Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.<br>4.<br>Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.|||||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

11 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 10:_ **SelectIO DC Input and Output Levels for HP I/O Banks** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|
|_Table 10:_**SelectIO DC Input and Output Levels for HP I/O Banks**|||||||||
|**I/O Standard1, 2, 3**|**VIL**||**VIH**||**VOL**|**VOH**|**IOL**|**IOH**|
||**V, Min**|**V, Max**|**V, Min**|**V, Max**|**V, Max**|**V, Min**|**mA**|**mA**|
|HSTL_I|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|0.400|VCCO– 0.400|5.8|–5.8|
|HSTL_I_12|–0.300|VREF– 0.080|VREF+ 0.080|VCCO+ 0.300|25% VCCO|75% VCCO|4.1|–4.1|
|HSTL_I_18|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|0.400|VCCO– 0.400|6.2|–6.2|
|HSUL_12|–0.300|VREF– 0.130|VREF+ 0.130|VCCO+ 0.300|20% VCCO|80% VCCO|0.1|–0.1|
|LVCMOS12|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.400|VCCO– 0.400|Note4|Note4|
|LVCMOS15|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.450|VCCO– 0.450|Note5|Note5|
|LVCMOS18|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.450|VCCO– 0.450|Note5|Note5|
|LVDCI_15|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.450|VCCO– 0.450|7.0|–7.0|
|LVDCI_18|–0.300|35% VCCO|65% VCCO|VCCO+ 0.300|0.450|VCCO– 0.450|7.0|–7.0|
|SSTL12|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|VCCO/2 – 0.150|VCCO/2 + 0.150|8.0|–8.0|
|SSTL135|–0.300|VREF– 0.090|VREF+ 0.090|VCCO+ 0.300|VCCO/2 – 0.150|VCCO/2 + 0.150|9.0|–9.0|
|SSTL15|–0.300|VREF– 0.100|VREF+ 0.100|VCCO+ 0.300|VCCO/2 – 0.175|VCCO/2 + 0.175|10.0|–10.0|
|SSTL18_I|–0.300|VREF– 0.125|VREF+ 0.125|VCCO+ 0.300|VCCO/2 – 0.470|VCCO/2 + 0.470|7.0|–7.0|
|MIPI_DPHY_ DCI_LP6|–0.300|0.550|0.8807|VCCO+ 0.300|0.050|1.100|0.01|–0.01|
|**Notes:**<br>1.<br>Tested according to relevant specifications.<br>2.<br>Standards specified using the default I/O standard configuration. For details, see the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571).<br>3.<br>POD10 and POD12 DC input and output levels are shown inTable 11,Table 16, andTable 17.<br>4.<br>Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.<br>5.<br>Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.<br>6.<br>Low-power option for MIPI_DPHY_DCI.<br>7.<br>When operating at data rates greater than 1500 Mb/s, the minimum VIHis 0.790V. MIPI D-PHY data rates are outlined inTable 25.|||||||||



_Table 11:_ **DC Input Levels for Single-ended POD10 and POD12 I/O Standards** 

|_Table 11:_**DC Input Levels for Single-ended POD10 and POD12 I/O Standards**|_Table 11:_**DC Input Levels for Single-ended POD10 and POD12 I/O Standards**|_Table 11:_**DC Input Levels for Single-ended POD10 and POD12 I/O Standards**|_Table 11:_**DC Input Levels for Single-ended POD10 and POD12 I/O Standards**|_Table 11:_**DC Input Levels for Single-ended POD10 and POD12 I/O Standards**|
|---|---|---|---|---|
|**I/O Standard1, 2**|**VIL**||**VIH**||
||**V, Min**|**V, Max**|**V, Min**|**V, Max**|
|POD10|–0.300|VREF– 0.068|VREF+ 0.068|VCCO+ 0.300|
|POD12|–0.300|VREF– 0.068|VREF+ 0.068|VCCO+ 0.300|
|**Notes:**<br>1.<br>Tested according to relevant specifications.<br>2.<br>Standards specified using the default I/O standard configuration. For details, see the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571).|||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

12 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 12:_ **Differential SelectIO DC Input and Output Levels** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|_Table 12:_**Differential SelectIO DC Input and Output Levels**|||||||||||||||
|**I/O Standard**|**VICM (V)1**<br>**Min**<br>**Typ**<br>**Max**|||**VID (V)2**|||**VILHS3**|**VIHHS3**|**VOCM (V)4**|||**VOD (V)5**|||
|||**Typ**|**Max**|**Min**|**Typ**|**Max**|**Min**|**Max**|**Min**|**Typ**|**Max**|**Min**|**Typ**|**Max**|
|SUB_LVDS8|0.500|0.900|1.300|0.070|–|–|–|–|0.700|0.900|1.100|0.100|0.150|0.200|
|LVPECL|0.300|1.200|1.425|0.100|0.350|0.600|–|–|–|–|–|–|–|–|
|SLVS_400_18|0.070|0.200|0.330|0.140|–|0.450|–|–|–|–|–|–|–|–|
|SLVS_400_25|0.070|0.200|0.330|0.140|–|0.450|–|–|–|–|–|–|–|–|
|MIPI_DPHY_ DCI_HS9,10|0.070|–|0.330|0.070|–|–|–0.040|0.460|0.150|0.200|0.250|0.140|0.200|0.270|
|**Notes:**<br>1.<br>VICMis the input common mode voltage.<br>2.<br>VIDis the input differential voltage (Q –<br>Q).<br>3.<br>VIHHSand VILHSare the single-ended input high and low voltages, respectively.<br>4.<br>VOCMis the output common mode voltage.<br>5.<br>VODis the output differential voltage (Q –<br>Q).<br>6.<br>LVDS_25 is specified inTable 18.<br>7.<br>LVDS is specified inTable 19.<br>8.<br>The SUB_LVDS receiver is supported in HP I/O and HD I/O banks. The SUB_LVDS transmitter is supported only in HP I/O banks.<br>9.<br>High-speed option for MIPI_DPHY_DCI. The VIDmaximum is aligned with the standard’s specification. A higher VIDis acceptable as long<br>as the VINspecification is also met.<br>10.<br>When operating at data rates greater than 1500 Mb/s, the minimum VIDis 0.040V. MIPI D-PHY data rates are outlined inTable 25.|||||||||||||||



_Table 13:_ **Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks** 

|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|_Table 13:_**Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks**|
|---|---|---|---|---|---|---|---|---|---|
|**I/O Standard**|**VICM (V)1**|||**VID (V)2**||**VOL (V)3**|**VOH (V)4**|**IOL**|**IOH**|
||**Min**|**Typ**|**Max**|**Min**|**Max**|**Max**|**Min**|**mA**|**mA**|
|DIFF_HSTL_I|0.300|0.750|1.125|0.100|–|0.400|VCCO– 0.400|8.0|–8.0|
|DIFF_HSTL_I_18|0.300|0.900|1.425|0.100|–|0.400|VCCO– 0.400|8.0|–8.0|
|DIFF_HSUL_12|0.300|0.600|0.850|0.100|–|20% VCCO|80% VCCO|0.1|–0.1|
|DIFF_SSTL12|0.300|0.600|0.850|0.100|–|(VCCO/2) – 0.150|(VCCO/2) + 0.150|14.25|–14.25|
|DIFF_SSTL135|0.300|0.675|1.000|0.100|–|(VCCO/2) – 0.150|(VCCO/2) + 0.150|8.9|–8.9|
|DIFF_SSTL135_II|0.300|0.675|1.000|0.100|–|(VCCO/2) – 0.150|(VCCO/2) + 0.150|13.0|–13.0|
|DIFF_SSTL15|0.300|0.750|1.125|0.100|–|(VCCO/2) – 0.175|(VCCO/2) + 0.175|8.9|–8.9|
|DIFF_SSTL15_II|0.300|0.750|1.125|0.100|–|(VCCO/2) – 0.175|(VCCO/2) + 0.175|13.0|–13.0|
|DIFF_SSTL18_I|0.300|0.900|1.425|0.100|–|(VCCO/2) – 0.470|(VCCO/2) + 0.470|8.0|–8.0|
|DIFF_SSTL18_II|0.300|0.900|1.425|0.100|–|(VCCO/2) – 0.600|(VCCO/2) + 0.600|13.4|–13.4|
|**Notes:**<br>1.<br>VICMis the input common mode voltage.<br>2.<br>VIDis the input differential voltage.<br>3.<br>VOLis the single-ended low-output voltage.<br>4.<br>VOHis the single-ended high-output voltage.||||||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

13 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 14:_ **Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|
|_Table 14:_**Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks**||||||||||
|**I/O Standard1**|**VICM (V)2**|||**VID (V)3**||**VOL (V)4**|**VOH (V)5**|**IOL**|**IOH**|
||**Min**|**Typ**|**Max**|**Min**|**Max**|**Max**|**Min**|**mA**|**mA**|
|DIFF_HSTL_I|0.680|VCCO/2|(VCCO/2) + 0.150|0.100|–|0.400|VCCO– 0.400|5.8|–5.8|
|DIFF_HSTL_I_12|0.400 x VCCO|VCCO/2|0.600 x VCCO|0.100|–|0.250 x VCCO|0.750 x VCCO|4.1|–4.1|
|DIFF_HSTL_I_18|(VCCO/2) – 0.175|VCCO/2|(VCCO/2) + 0.175|0.100|–|0.400|VCCO– 0.400|6.2|–6.2|
|DIFF_HSUL_12|(VCCO/2) – 0.120|VCCO/2|(VCCO/2) + 0.120|0.100|–|20% VCCO|80% VCCO|0.1|–0.1|
|DIFF_SSTL12|(VCCO/2) – 0.150|VCCO/2|(VCCO/2) + 0.150|0.100|–|(VCCO/2) – 0.150|(VCCO/2) + 0.150|8.0|–8.0|
|DIFF_SSTL135|(VCCO/2) – 0.150|VCCO/2|(VCCO/2) + 0.150|0.100|–|(VCCO/2) – 0.150|(VCCO/2) + 0.150|9.0|–9.0|
|DIFF_SSTL15|(VCCO/2) – 0.175|VCCO/2|(VCCO/2) + 0.175|0.100|–|(VCCO/2) – 0.175|(VCCO/2) + 0.175|10.0|–10.0|
|DIFF_SSTL18_I|(VCCO/2) – 0.175|VCCO/2|(VCCO/2) + 0.175|0.100|–|(VCCO/2) – 0.470|(VCCO/2) + 0.470|7.0|–7.0|
|**Notes:**<br>1.<br>DIFF_POD10 and DIFF_POD12 HP I/O bank specifications are shown inTable 15,Table 16, andTable 17.<br>2.<br>VICMis the input common mode voltage.<br>3.<br>VIDis the input differential voltage.<br>4.<br>VOLis the single-ended low-output voltage.<br>5.<br>VOHis the single-ended high-output voltage.||||||||||



_Table 15:_ **DC Input Levels for Differential POD10 and POD12 I/O Standards** 

|_Table 15:_**DC Input Levels for Differential POD10 and POD12 I/O Standards**|_Table 15:_**DC Input Levels for Differential POD10 and POD12 I/O Standards**|_Table 15:_**DC Input Levels for Differential POD10 and POD12 I/O Standards**|_Table 15:_**DC Input Levels for Differential POD10 and POD12 I/O Standards**|_Table 15:_**DC Input Levels for Differential POD10 and POD12 I/O Standards**|_Table 15:_**DC Input Levels for Differential POD10 and POD12 I/O Standards**|
|---|---|---|---|---|---|
|**I/O Standard1, 2**|**VICM (V)**|||**VID (V)**||
||**Min**|**Typ**|**Max**|**Min**|**Max**|
|DIFF_POD10|0.63|0.70|0.77|0.14|–|
|DIFF_POD12|0.76|0.84|0.92|0.16|–|
|**Notes:**<br>1.<br>Tested according to relevant specifications.<br>2.<br>Standards specified using the default I/O standard configuration. For details, see the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571).||||||



## _Table 16:_ **DC Output Levels for Single-ended and Differential POD10 and POD12 Standards** 

|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|_Table 16:_**DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description1, 2**|**VOUT**|**Min**|**Typ**|**Max**|**Units**|
|ROL|Pull-down resistance|VOM_DC(as described inTable 17)|36|40|44|Ω|
|ROH|Pull-up resistance|VOM_DC(as described inTable 17)|36|40|44|Ω|
|**Notes:**<br>1.<br>Tested according to relevant specifications.<br>2.<br>Standards specified using the default I/O standard configuration. For details, see the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571).|||||||



## _Table 17:_ **Definitions for DC Output Levels for Single-ended and Differential POD10 and POD12 Standards** 

|<br>**Standards**|||||
|---|---|---|---|---|
|**Symbol**|**Description**|**All Speed Grades**|**Units**||
|VOM_DC|DC output Mid measurement level (for IV curve linearity)|0.8 x VCCO|V||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

14 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **LVDS DC Specifications (LVDS_25)** 

The LVDS_25 standard is available in the HD I/O banks. See the _UltraScale Architecture SelectIO Resources User Guide_ (UG571) for more information. 

## _Table 18:_ **LVDS_25 DC Specifications** 

|The LVDS_25 standard is available in the HD I/O banks. See the_UltraScale Architecture SelectIO Resources User_<br>_Guide_(UG571) for more informaton.|The LVDS_25 standard is available in the HD I/O banks. See the_UltraScale Architecture SelectIO Resources User_<br>_Guide_(UG571) for more informaton.|The LVDS_25 standard is available in the HD I/O banks. See the_UltraScale Architecture SelectIO Resources User_<br>_Guide_(UG571) for more informaton.|The LVDS_25 standard is available in the HD I/O banks. See the_UltraScale Architecture SelectIO Resources User_<br>_Guide_(UG571) for more informaton.|The LVDS_25 standard is available in the HD I/O banks. See the_UltraScale Architecture SelectIO Resources User_<br>_Guide_(UG571) for more informaton.|The LVDS_25 standard is available in the HD I/O banks. See the_UltraScale Architecture SelectIO Resources User_<br>_Guide_(UG571) for more informaton.|
|---|---|---|---|---|---|
|_Table 18:_**LVDS_25 DC Specifications**||||||
|**Symbol**|**DC Parameter**|**Min**|**Typ**|**Max**|**Units**|
|VCCO|Supply voltage|2.375|2.500|2.625|V|
|VIDIFF|Differential input voltage:<br>(Q –<br>Q), Q = High<br>(<br>Q – Q),<br>Q = High|100|350|600|mV|
|VICM|Input common-mode voltage|0.300|1.200|1.425|V|
|**Notes:**<br>1.<br>LVDS_25 in HD I/O banks supports inputs only. LVDS_25 inputs without internal termination have no VCCOrequirements. Any VCCOcan be<br>chosen as long as the input voltage levels do not violate the_Recommended Operating Condition_(Table 2) specification for the VINI/O pin<br>voltage.<br>2.<br>Maximum VIDIFFvalue is specified for the maximum VICMspecification. With a lower VICM, a higher VDIFFis tolerated only when the<br>recommended operating conditions and overshoot/undershoot VINspecifications are maintained.||||||



## **LVDS DC Specifications (LVDS)** 

The LVDS standard is available in the HP I/O banks. See the _UltraScale Architecture SelectIO Resources User Guide_ (UG571) for more information. 

_Table 19:_ **LVDS DC Specifications** 

|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|The LVDS standard is available in the HP I/O banks. See the_UltraScale Architecture SelectIO Resources User Guide_<br>(UG571) for more informaton.|
|---|---|---|---|---|---|---|
|_Table 19:_**LVDS DC Specifications**|||||||
|**Symbol**|**DC Parameter**|**Conditions**|**Min**|**Typ**|**Max**|**Units**|
|VCCO1|Supply voltage||1.710|1.800|1.890|V|
|VODIFF2|Differential output voltage:<br>(Q –<br>Q), Q = High<br>(<br>Q – Q),<br>Q = High|RT= 100Ω across Q and<br>Q signals|247|350|454|mV|
|VOCM2|Output common-mode voltage|RT= 100Ω across Q and<br>Q signals|1.000|1.250|1.425|V|
|VIDIFF3|Differential input voltage:<br>(Q –<br>Q), Q = High<br>(<br>Q – Q),<br>Q = High||100|350|6003|mV|
|VICM_DC4|Input common-mode voltage (DC coupling)||0.300|1.200|1.425|V|
|VICM_AC5|Input common-mode voltage (AC coupling)||0.600|–|1.100|V|
|**Notes:**<br>1.<br>In HP I/O banks, when LVDS is used with input-only functionality, it can be placed in a bank where the VCCOlevels are different from the<br>specified level only if internal differential termination is not used. In this scenario, VCCOmust be chosen to ensure the input pin voltage<br>levels do not violate the Recommended Operating Condition (Table 2) specification for the VINI/O pin voltage.<br>2.<br>VOCMand VODIFFvalues are for LVDS_PRE_EMPHASIS = FALSE.<br>3.<br>Maximum VIDIFFvalue is specified for the maximum VICMspecification. With a lower VICM, a higher VDIFFis tolerated only when the<br>recommended operating conditions and overshoot/undershoot VINspecifications are maintained.<br>4.<br>Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ_NONE (Default).<br>5.<br>External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ_LEVEL0, EQ_LEVEL1, EQ_LEVEL2,<br>EQ_LEVEL3, EQ_LEVEL4.|||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

15 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **AC Switching Characteristics** 

All values represented in this data sheet are based on the speed specifications in the AMD Vivado™ Design Suite as outlined in the following table. 

## _Table 20:_ **Speed Specification Version By Device** 

|**AC Switching Characteristics**<br>All values represented in this data sheet are based on the speed specifcatons in the AMD Vivado™ Design<br>Suite as outlined in the following table.|**AC Switching Characteristics**<br>All values represented in this data sheet are based on the speed specifcatons in the AMD Vivado™ Design<br>Suite as outlined in the following table.|
|---|---|
|_Table 20:_**Speed Specification Version By Device**||
|**2024.1**|**Device**|
|1.04|XCAU7P<br>XAAU7P|
|1.29|XCAU20P, XCAU25P|
|1.30|XCAU10P, XCAU15P<br>XAAU10P, XAAU15P|



Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows: 

- **Advance Product Specification:** These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur. 

- **Preliminary Product Specification:** These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data. 

- **Product Specification:** These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades. 

## **Testing of AC Switching Characteristics** 

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions. 

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix UltraScale+ FPGAs. 

## **Speed Grade Designations** 

Because individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 21 correlates the current status of the Artix UltraScale+ FPGAs on a per speed grade basis. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

16 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 21:_ **Speed Grade Designations by Device** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|
|_Table 21:_**Speed Grade Designations by Device**||||
|**Device**|**Speed Grade, Temperature Ranges, and VCCINT Operating Voltages**|||
||**Advance**|**Preliminary**|**Production**|
|XCAU7P|||-2E (VCCINT= 0.85V), -2I (VCCINT= 0.85V)<br>-1E (VCCINT= 0.85V), -1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1LI (VCCINT= 0.72V)1|
|XCAU10P|||-2E (VCCINT= 0.85V), -2I (VCCINT= 0.85V)<br>-1E (VCCINT= 0.85V), -1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1LI (VCCINT= 0.72V)1|
|XCAU15P|||-2E (VCCINT= 0.85V), -2I (VCCINT= 0.85V)<br>-1E (VCCINT= 0.85V), -1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1LI (VCCINT= 0.72V)1|
|XCAU20P|||-2E (VCCINT= 0.85V), -2I (VCCINT= 0.85V)<br>-1E (VCCINT= 0.85V), -1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1LI (VCCINT= 0.72V)1|
|XCAU25P|||-2E (VCCINT= 0.85V), -2I (VCCINT= 0.85V)<br>-1E (VCCINT= 0.85V), -1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1LI (VCCINT= 0.72V)1|
|XAAU7P|||-1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1Q (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.72V)1|
|XAAU10P|||-1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1Q (VCCINT= 0.85V)|
|XAAU15P|||-1I (VCCINT= 0.85V)<br>-1LI (VCCINT= 0.85V)1<br>-1Q (VCCINT= 0.85V)|
|**Notes:**<br>1.<br>The lowest power -1L devices, where VCCINT= 0.72V, are listed in the Vivado Design Suite as -1LV. Otherwise, the -1L devices, where<br>VCCINT= 0.85V, are listed in the Vivado Design Suite as -1L.||||



## **Production Silicon and Software Status** 

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. 

Table 22 lists the production released Artix UltraScale+ FPGA, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

17 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 22:_ **Artix UltraScale+ FPGA Device Production Software and Speed Specification Release** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 22:_**Artix UltraScale+ FPGA Device Production Software and Speed Specification Release**||||||
|**Device**|**Speed Grade and VCCINT Operating Voltages**|||||
||**0.85V**||||**0.72V**|
||**-2**|**-1**|**-1L**|**-1Q**|**-1L**|
|XCAU7P|Vivado tools 2023.2.11<br>v1.03|Vivado tools 2023.2.11<br>v1.03|Vivado tools 2023.2.11<br>v1.03|N/A|Vivado tools 2023.2.11<br>v1.03|
|XCAU10P|Vivado tools 2022.1<br>v1.29|Vivado tools 2022.1<br>v1.29|Vivado tools 2022.1<br>v1.29|N/A|Vivado tools 2022.1<br>v1.292|
|XCAU15P|Vivado tools 2022.1<br>v1.29|Vivado tools 2022.1<br>v1.29|Vivado tools 2022.1<br>v1.29|N/A|Vivado tools 2022.1<br>v1.292|
|XCAU20P|Vivado tools 2021.2<br>v1.28|Vivado tools 2021.2<br>v1.28|Vivado tools 2021.2<br>v1.28|N/A|Vivado tools 2021.2<br>v1.28|
|XCAU25P|Vivado tools 2021.1.1<br>v1.28|Vivado tools 2021.1.1<br>v1.28|Vivado tools 2021.1.1<br>v1.28|N/A|Vivado tools 2021.2<br>v1.28|
|XAAU7P|N/A|Vivado tools 2024.1<br>v1.04|Vivado tools 2024.1<br>v1.04|Vivado tools 2024.1<br>v1.04|Vivado tools 2024.1<br>v1.04|
|XAAU10P|N/A|Vivado tools 2023.1<br>v1.30|Vivado tools 2023.1<br>v1.30|Vivado tools 2023.1<br>v1.30|N/A|
|XAAU15P|N/A|Vivado tools 2023.1<br>v1.30|Vivado tools 2023.1<br>v1.30|Vivado tools 2023.1<br>v1.30|N/A|
|**Notes:**<br>1.<br>Vivado Design Suite 2024.1 or later is required for XCAU7P designs in the FCVA289 package.<br>2.<br>Vivado Design Suite 2023.1 v1.30 or later is required for XCAU10P and XCAU15P designs in the -1L speed grade and VCCINT= 0.72V<br>operating voltage with GTH line rates > 10.3125 Gb/s.||||||



## **FPGA Logic Performance Characteristics** 

This section provides the performance characteristics of some common functions and designs implemented in the Artix UltraScale+ FPGAs. These values are subject to the same guidelines as the AC Switching Characteristics section. 

In each of the following LVDS performance tables, the I/O bank type is either high performance (HP) or high density (HD). 

In LVDS component mode: 

- For the input/output registers in HP I/O banks, the Vivado tools limit clock frequencies to 312.9 MHz for all speed grades. 

- For IDDR in HP I/O banks, Vivado tools limit clock frequencies to 625.0 MHz for all speed grades. 

- For ODDR in HP I/O banks, Vivado tools limit clock frequencies to 625.0 MHz for all speed grades. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

18 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 23:_ **LVDS Component Mode Performance** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|
|_Table 23:_**LVDS Component Mode Performance**|||||||||
|**Description**|**I/O Bank**<br>**Type**|**Speed Grade and VCCINT Operating Voltages**||||||**Units**|
|||**0.85V**||||**0.72V**|||
|||**-2**||**-1**||**-1**|||
|||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|LVDS TX DDR (OSERDES 4:1, 8:1)|HP|0|1250|0|1250|0|1250|Mb/s|
|LVDS TX SDR (OSERDES 2:1, 4:1)|HP|0|625|0|625|0|625|Mb/s|
|LVDS RX DDR (ISERDES 1:4, 1:8)1|HP|0|1250|0|1250|0|1250|Mb/s|
|LVDS RX DDR|HD|0|250|0|250|0|250|Mb/s|
|LVDS RX SDR (ISERDES 1:2, 1:4)1|HP|0|625|0|625|0|625|Mb/s|
|LVDS RX SDR|HD|0|125|0|125|0|125|Mb/s|
|**Notes:**<br>1.<br>LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and<br>should be removed through PCB routing.|||||||||



## _Table 24:_ **LVDS Native Mode Performance** 

|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|_Table 24:_**LVDS Native Mode Performance**|
|---|---|---|---|---|---|---|---|---|---|
|**Description1, 2**|**DATA_WIDTH**|**I/O Bank**<br>**Type**|**Speed Grade and VCCINT Operating Voltages**||||||**Units**|
||||**0.85V**||||**0.72V**|||
||||**-23**||**-13**||**-13**|||
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|LVDS TX DDR<br>(TX_BITSLICE)|4|HP|375|1600|375|1600|375|1260|Mb/s|
||8||375|1600|375|1600|375|1600|Mb/s|
|LVDS TX SDR<br>(TX_BITSLICE)|4|HP|187.5|800|187.5|800|187.5|630|Mb/s|
||8||187.5|800|187.5|800|187.5|800|Mb/s|
|LVDS RX DDR<br>(RX_BITSLICE)4|4|HP|375|16005|375|16005|375|12605|Mb/s|
||8||375|16005|375|16005|375|16005|Mb/s|
|LVDS RX SDR<br>(RX_BITSLICE)4|4|HP|187.5|800|187.5|800|187.5|630|Mb/s|
||8||187.5|800|187.5|800|187.5|800|Mb/s|
|**Notes:**<br>1.<br>Native mode is supported through theHigh-Speed SelectIO Interface Wizardavailable with the Vivado Design Suite. The performance<br>values assume a source-synchronous interface.<br>2.<br>PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY_MODE = VCO_HALF the<br>minimum frequency is PLL_FVCOMIN/2.<br>3.<br>In the FCVA289, UBVA368, SBVB484, and SBVC484 packages, the maximum data rate is 1260 Mb/s for DDR interfaces and 630 Mb/s for<br>SDR interfaces.<br>4.<br>LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and<br>should be removed through PCB routing.<br>5.<br>Asynchronous receiver performance is limited to 1300 Mb/s for -2 speed grades and to 1250 Mb/s for -1 speed grades.||||||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

19 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 25:_ **MIPI D-PHY Performance** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 25:_**MIPI D-PHY Performance**||||||
|**Description**|**I/O Bank Type**|**Speed Grade and VCCINT**<br>**Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|Maximum MIPI D-PHY transmitter or receiver data<br>rate per lane1|HP in FFVB676 and SFVB784<br>packages|2500|2500|1260|Mb/s|
||HP in FCVA289, UBVA368,<br>SBVB484, and SBVC484<br>packages|15002|1260|1260|Mb/s|
|**Notes:**<br>1.<br>For applicable conditions, the lower maximum data rate applies.<br>2.<br>Devices in UBVA368 and SBVB484 packages require Vivado tools 2023.1.1, or later, for data rates greater than 1260 Mb/s.||||||



_Table 26:_ **LVDS Native-Mode 1000BASE-X Support** 

|_Table 26:_**LVDS Native-Mode 1000BASE-X Support**|_Table 26:_**LVDS Native-Mode 1000BASE-X Support**|_Table 26:_**LVDS Native-Mode 1000BASE-X Support**|_Table 26:_**LVDS Native-Mode 1000BASE-X Support**|_Table 26:_**LVDS Native-Mode 1000BASE-X Support**|
|---|---|---|---|---|
|**Description1**|**I/O Bank Type**|**Speed Grade and VCCINT Operating Voltages**|||
|||**0.85V**||**0.72V**|
|||**-2**|**-1**|**-1**|
|1000BASE-X|HP|Yes|||
|**Notes:**<br>1.<br>1000BASE-X support is based on the_IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications_(IEEE Std 802.3-2008).|||||



The following table provides the maximum data rates for applicable memory standards using the Artix UltraScale+ FPGA memory PHY. Refer to Memory Solutions for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the _UltraScale Architecture PCB Design User Guide_ (UG583), electrical analysis, and characterization of the system. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

20 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 27:_ **Maximum Physical Interface (PHY) Rate for Memory Interfaces** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 27:_**Maximum Physical Interface (PHY) Rate for Memory Interfaces**|||||||
|**Memory Standard**|**Packages**|**DRAM Type**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|DDR4|FFVB676 packages|Single rank component|2400|2133|1866|Mb/s|
|||1 rank DIMM1,2|2133|1866|1600|Mb/s|
|||2 rank DIMM1,3|1866|1600|1333|Mb/s|
|||4 rank DIMM1,4|1333|N/A|N/A|Mb/s|
||SFVB784 packages|Single rank component|2400|2133|1866|Mb/s|
|||1 rank DIMM1,2|2133|1866|1600|Mb/s|
|||2 rank DIMM1,3|1866|1600|1333|Mb/s|
|||4 rank DIMM1,4|1333|N/A|N/A|Mb/s|
||UBVA368 and SBVB484<br>packages|Single rank component5|1866|1866|1866|Mb/s|
|||1 rank DIMM1,2|1333|1333|1333|Mb/s|
|||2 rank DIMM1,3|1333|1333|N/A|Mb/s|
||SBVC484 packages|Single rank component|1600|1600|1600|Mb/s|
|||1 rank DIMM1,2|1333|1333|1333|Mb/s|
|||2 rank DIMM1,3|1333|1333|N/A|Mb/s|
|DDR3|FFVB676 packages|Single rank component|1866|1866|1600|Mb/s|
|||1 rank DIMM1,2|1600|1600|1600|Mb/s|
|||2 rank DIMM1,3|1600|1600|1333|Mb/s|
|||4 rank DIMM1,4|1066|1066|800|Mb/s|
||SFVB784 packages|Single rank component|1866|1866|1600|Mb/s|
|||1 rank DIMM1,2|1600|1600|1600|Mb/s|
|||2 rank DIMM1,3|1600|1600|1333|Mb/s|
|||4 rank DIMM1,4|1066|1066|800|Mb/s|
||UBVA368, SBVB484, and<br>SBVC484 packages|Single rank component|1600|1600|1333|Mb/s|
|||1 rank DIMM1,2|1333|1333|1066|Mb/s|
|||2 rank DIMM1,3|1333|1333|800|Mb/s|
|||4 rank DIMM1,4|800|800|N/A|Mb/s|
|DDR3L|FFVB676 packages|Single rank component|1600|1600|1600|Mb/s|
|||1 rank DIMM1,2|1600|1600|1333|Mb/s|
|||2 rank DIMM1,3|1333|1333|1066|Mb/s|
|||4 rank DIMM1,4|800|800|606|Mb/s|
||SFVB784 packages|Single rank component|1600|1600|1600|Mb/s|
|||1 rank DIMM1,2|1600|1600|1333|Mb/s|
|||2 rank DIMM1,3|1333|1333|1066|Mb/s|
|||4 rank DIMM1,4|800|800|606|Mb/s|
||UBVA368, SBVB484, and<br>SBVC484 packages|Single rank component|1333|1333|1066|Mb/s|
|||1 rank DIMM1,2|1066|1066|800|Mb/s|
|||2 rank DIMM1,3|800|800|606|Mb/s|
|||4 rank DIMM1,4|N/A|N/A|N/A|Mb/s|
|QDR II+|All|Single rank component6|633|600|550|MHz|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

21 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 27:_ **Maximum Physical Interface (PHY) Rate for Memory Interfaces** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 27:_**Maximum Physical Interface (PHY) Rate for Memory Interfaces**_(cont'd)_|||||||
|**Memory Standard**|**Packages**|**DRAM Type**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|QDR IV XP|FFVB676 and SFVB784<br>packages|Single rank component|1066|1066|933|MHz|
||UBVA368, SBVB484, and<br>SBVC484 packages|Single rank component|800|800|800|MHz|
|RLDRAM 3|FFVB676 packages|Single rank component|1066|1066|933|MHz|
||SFVB784 packages|Single rank component|1066|933|800|MHz|
||UBVA368, SBVB484, and<br>SBVC484 packages|Single rank component|933|800|667|MHz|
|LPDDR3|FFVB676|Single rank component|1600|1600|1600|Mb/s|
||SFVB784|Single rank component|1600|1600|1600|Mb/s|
||UBVA368, SBVB484, and<br>SBVC484 packages|Single rank component|1600|1600|1600|Mb/s|
|**Notes:**<br>1.<br>Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.<br>2.<br>Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.<br>3.<br>Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.<br>4.<br>Includes: 2 rank 2 slot, 4 rank 1 slot.<br>5.<br>XCAU10P and XCAU15P designs with DDR4 rates > 1600 Mb/s require Vivado Design Suite 2023.1 or later.<br>6.<br>The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.|||||||



## **FPGA Logic Switching Characteristics** 

The following IOB high-density (HD) and IOB high-performance (HP) tables summarize the values of standardspecific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays. 

- TINBUF_DELAY_PAD_I is the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer. 

- TOUTBUF_DELAY_O_PAD is the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer. 

- TOUTBUF_DELAY_TD_PAD is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than TOUTBUF_DELAY_TD_PAD when the DCITERMDISABLE pin is used. In HD I/O banks, the on-die termination turn-on time is always faster than TOUTBUF_DELAY_TD_PAD when the INTERMDISABLE pin is used. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

22 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **IOB High Density (HD) Switching Characteristics** 

## _Table 28:_ **IOB High Density (HD) Switching Characteristics** 

|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|**IOB High Density (HD) Switching Characteristics**|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 28:_**IOB High Density (HD) Switching Characteristics**|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|DIFF_HSTL_I_18_F|0.978|1.058|1.058|1.574|1.718|2.101|1.160|1.271|1.544|ns|
|DIFF_HSTL_I_18_S|0.978|1.058|1.058|1.805|1.950|2.333|1.748|1.867|2.104|ns|
|DIFF_HSTL_I_F|0.978|1.058|1.058|1.611|1.762|2.145|1.313|1.417|1.668|ns|
|DIFF_HSTL_I_S|0.978|1.058|1.058|1.798|1.913|2.296|1.630|1.780|1.986|ns|
|DIFF_HSUL_12_F|0.911|0.977|0.977|1.573|1.703|2.086|1.222|1.335|1.578|ns|
|DIFF_HSUL_12_S|0.911|0.977|0.977|1.711|1.864|2.247|1.536|1.665|1.891|ns|
|DIFF_SSTL12_F|0.906|0.977|0.977|1.643|1.792|2.175|1.285|1.423|1.640|ns|
|DIFF_SSTL12_S|0.906|0.977|0.977|1.784|1.948|2.331|1.567|1.706|1.922|ns|
|DIFF_SSTL135_F|0.927|0.995|0.995|1.625|1.765|2.148|1.341|1.458|1.696|ns|
|DIFF_SSTL135_II_F|0.927|0.995|0.995|1.623|1.770|2.153|1.325|1.470|1.689|ns|
|DIFF_SSTL135_II_S|0.927|0.995|0.995|1.768|1.916|2.299|1.722|1.911|2.078|ns|
|DIFF_SSTL135_S|0.927|0.995|0.995|1.869|2.025|2.408|1.814|1.976|2.169|ns|
|DIFF_SSTL15_F|0.928|1.020|1.020|1.628|1.771|2.154|1.374|1.483|1.729|ns|
|DIFF_SSTL15_II_F|0.928|1.020|1.020|1.622|1.778|2.161|1.356|1.442|1.712|ns|
|DIFF_SSTL15_II_S|0.928|1.020|1.020|1.821|1.987|2.370|1.895|2.047|2.250|ns|
|DIFF_SSTL15_S|0.928|1.020|1.020|1.824|1.977|2.360|1.743|1.907|2.098|ns|
|DIFF_SSTL18_II_F|0.961|1.038|1.038|1.729|1.880|2.263|1.377|1.492|1.732|ns|
|DIFF_SSTL18_II_S|0.961|1.038|1.038|1.796|1.965|2.348|1.616|1.800|1.972|ns|
|DIFF_SSTL18_I_F|0.961|1.038|1.038|1.609|1.755|2.138|1.220|1.313|1.575|ns|
|DIFF_SSTL18_I_S|0.961|1.038|1.038|1.786|1.942|2.325|1.677|1.836|2.033|ns|
|HSTL_I_18_F|0.947|1.021|1.021|1.574|1.718|2.101|1.160|1.271|1.544|ns|
|HSTL_I_18_S|0.947|1.021|1.021|1.805|1.950|2.333|1.748|1.867|2.104|ns|
|HSTL_I_F|0.856|0.900|0.900|1.611|1.762|2.145|1.313|1.417|1.668|ns|
|HSTL_I_S|0.856|0.900|0.900|1.798|1.913|2.296|1.630|1.780|1.986|ns|
|HSUL_12_F|0.780|0.867|0.867|1.573|1.703|2.086|1.222|1.335|1.578|ns|
|HSUL_12_S|0.780|0.867|0.867|1.711|1.864|2.247|1.536|1.665|1.891|ns|
|LVCMOS12_F_12|0.918|0.976|0.976|1.689|1.856|2.239|1.202|1.317|1.557|ns|
|LVCMOS12_F_4|0.918|0.976|0.976|1.742|1.922|2.305|1.353|1.478|1.708|ns|
|LVCMOS12_F_8|0.918|0.976|0.976|1.714|1.879|2.262|1.292|1.432|1.647|ns|
|LVCMOS12_S_12|0.918|0.976|0.976|2.073|2.247|2.630|1.581|1.717|1.937|ns|
|LVCMOS12_S_4|0.918|0.976|0.976|1.979|2.182|2.565|1.633|1.772|1.989|ns|
|LVCMOS12_S_8|0.918|0.976|0.976|2.205|2.406|2.789|1.767|1.928|2.123|ns|
|LVCMOS15_F_12|0.905|0.958|0.958|1.713|1.892|2.275|1.275|1.428|1.630|ns|
|LVCMOS15_F_16|0.905|0.958|0.958|1.722|1.881|2.264|1.260|1.407|1.615|ns|
|LVCMOS15_F_4|0.905|0.958|0.958|1.825|1.959|2.342|1.453|1.557|1.809|ns|
|LVCMOS15_F_8|0.905|0.958|0.958|1.778|1.930|2.313|1.378|1.458|1.733|ns|
|LVCMOS15_S_12|0.905|0.958|0.958|1.991|2.139|2.522|1.516|1.648|1.871|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

23 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 28:_ **IOB High Density (HD) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 28:_**IOB High Density (HD) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|LVCMOS15_S_16|0.905|0.958|0.958|2.172|2.389|2.772|1.707|1.888|2.062|ns|
|LVCMOS15_S_4|0.905|0.958|0.958|2.313|2.483|2.866|1.952|2.123|2.307|ns|
|LVCMOS15_S_8|0.905|0.958|0.958|2.170|2.400|2.783|1.817|1.984|2.173|ns|
|LVCMOS18_F_12|0.915|0.958|0.958|1.805|1.962|2.345|1.383|1.471|1.738|ns|
|LVCMOS18_F_16|0.915|0.958|0.958|1.785|1.917|2.300|1.338|1.446|1.693|ns|
|LVCMOS18_F_4|0.915|0.958|0.958|1.868|2.013|2.396|1.472|1.599|1.832|ns|
|LVCMOS18_F_8|0.915|0.958|0.958|1.797|1.979|2.362|1.384|1.487|1.739|ns|
|LVCMOS18_S_12|0.915|0.958|0.958|2.201|2.408|2.791|1.762|1.894|2.118|ns|
|LVCMOS18_S_16|0.915|0.958|0.958|2.173|2.362|2.745|1.702|1.834|2.057|ns|
|LVCMOS18_S_4|0.915|0.958|0.958|2.346|2.567|2.950|1.951|2.092|2.306|ns|
|LVCMOS18_S_8|0.915|0.958|0.958|2.292|2.511|2.894|1.848|2.008|2.204|ns|
|LVCMOS25_F_12|0.988|1.042|1.042|2.153|2.453|2.836|1.692|1.856|2.047|ns|
|LVCMOS25_F_16|0.988|1.042|1.042|2.105|2.406|2.789|1.623|1.786|1.979|ns|
|LVCMOS25_F_4|0.988|1.042|1.042|2.344|2.554|2.937|1.842|2.039|2.197|ns|
|LVCMOS25_F_8|0.988|1.042|1.042|2.184|2.516|2.899|1.726|1.910|2.081|ns|
|LVCMOS25_S_12|0.988|1.042|1.042|2.558|2.840|3.223|1.971|2.194|2.327|ns|
|LVCMOS25_S_16|0.988|1.042|1.042|2.449|2.740|3.123|1.852|2.063|2.207|ns|
|LVCMOS25_S_4|0.988|1.042|1.042|2.770|3.066|3.449|2.224|2.458|2.579|ns|
|LVCMOS25_S_8|0.988|1.042|1.042|2.663|2.963|3.346|2.091|2.373|2.446|ns|
|LVCMOS33_F_12|1.154|1.213|1.213|2.415|2.651|3.034|1.754|1.915|2.109|ns|
|LVCMOS33_F_16|1.154|1.213|1.213|2.383|2.603|2.986|1.734|1.869|2.089|ns|
|LVCMOS33_F_4|1.154|1.213|1.213|2.541|2.765|3.148|1.932|2.135|2.287|ns|
|LVCMOS33_F_8|1.154|1.213|1.213|2.603|2.822|3.205|1.937|2.130|2.294|ns|
|LVCMOS33_S_12|1.154|1.213|1.213|2.705|3.047|3.430|2.049|2.318|2.404|ns|
|LVCMOS33_S_16|1.154|1.213|1.213|2.714|3.024|3.407|2.028|2.232|2.383|ns|
|LVCMOS33_S_4|1.154|1.213|1.213|2.999|3.340|3.723|2.320|2.610|2.675|ns|
|LVCMOS33_S_8|1.154|1.213|1.213|2.929|3.260|3.643|2.260|2.532|2.616|ns|
|LVDS_25|1.003|1.116|1.116|N/A|N/A|N/A|N/A|N/A|N/A|ns|
|LVPECL|1.003|1.116|1.116|N/A|N/A|N/A|N/A|N/A|N/A|ns|
|LVTTL_F_12|1.164|1.223|1.223|2.415|2.651|3.034|1.754|1.915|2.109|ns|
|LVTTL_F_16|1.164|1.223|1.223|2.464|2.732|3.115|1.750|1.986|2.117|ns|
|LVTTL_F_4|1.164|1.223|1.223|2.541|2.765|3.148|1.932|2.135|2.287|ns|
|LVTTL_F_8|1.164|1.223|1.223|2.582|2.787|3.170|1.910|2.063|2.265|ns|
|LVTTL_S_12|1.164|1.223|1.223|2.731|3.075|3.458|2.072|2.343|2.427|ns|
|LVTTL_S_16|1.164|1.223|1.223|2.714|3.024|3.407|2.028|2.232|2.383|ns|
|LVTTL_S_4|1.164|1.223|1.223|2.999|3.340|3.723|2.320|2.610|2.675|ns|
|LVTTL_S_8|1.164|1.223|1.223|2.929|3.260|3.643|2.260|2.532|2.616|ns|
|SLVS_400_25|1.020|1.136|1.136|N/A|N/A|N/A|N/A|N/A|N/A|ns|
|SSTL12_F|0.780|0.867|0.867|1.643|1.792|2.175|1.285|1.423|1.640|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

24 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 28:_ **IOB High Density (HD) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 28:_**IOB High Density (HD) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|SSTL12_S|0.780|0.867|0.867|1.784|1.948|2.331|1.567|1.706|1.922|ns|
|SSTL135_F|0.798|0.881|0.881|1.625|1.765|2.148|1.341|1.458|1.696|ns|
|SSTL135_II_F|0.798|0.881|0.881|1.623|1.770|2.153|1.325|1.470|1.689|ns|
|SSTL135_II_S|0.798|0.881|0.881|1.768|1.916|2.299|1.722|1.911|2.078|ns|
|SSTL135_S|0.798|0.881|0.881|1.869|2.025|2.408|1.814|1.976|2.169|ns|
|SSTL15_F|0.838|0.880|0.880|1.612|1.754|2.137|1.357|1.464|1.713|ns|
|SSTL15_II_F|0.838|0.880|0.880|1.622|1.778|2.161|1.356|1.442|1.712|ns|
|SSTL15_II_S|0.838|0.880|0.880|1.821|1.987|2.370|1.895|2.047|2.250|ns|
|SSTL15_S|0.838|0.880|0.880|1.824|1.977|2.360|1.743|1.907|2.098|ns|
|SSTL18_II_F|0.947|1.021|1.021|1.729|1.880|2.263|1.377|1.492|1.732|ns|
|SSTL18_II_S|0.947|1.021|1.021|1.796|1.965|2.348|1.616|1.800|1.972|ns|
|SSTL18_I_F|0.947|1.021|1.021|1.609|1.755|2.138|1.220|1.313|1.575|ns|
|SSTL18_I_S|0.947|1.021|1.021|1.786|1.942|2.325|1.677|1.836|2.033|ns|
|SUB_LVDS|1.002|1.036|1.036|N/A|N/A|N/A|N/A|N/A|N/A|ns|



## **IOB High Performance (HP) Switching Characteristics** 

_Table 29:_ **IOB High Performance (HP) Switching Characteristics** 

|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|_Table 29:_**IOB High Performance (HP) Switching Characteristics**|
|---|---|---|---|---|---|---|---|---|---|---|
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|DIFF_HSTL_I_12_F|0.394|0.402|0.402|0.423|0.443|0.443|0.553|0.582|0.582|ns|
|DIFF_HSTL_I_12_M|0.394|0.402|0.402|0.552|0.583|0.583|0.641|0.679|0.679|ns|
|DIFF_HSTL_I_12_S|0.394|0.402|0.402|0.752|0.800|0.800|0.813|0.868|0.868|ns|
|DIFF_HSTL_I_18_F|0.319|0.339|0.339|0.456|0.474|0.474|0.576|0.606|0.606|ns|
|DIFF_HSTL_I_18_M|0.319|0.339|0.339|0.570|0.603|0.603|0.653|0.692|0.692|ns|
|DIFF_HSTL_I_18_S|0.319|0.339|0.339|0.782|0.834|0.834|0.816|0.871|0.871|ns|
|DIFF_HSTL_I_DCI_12_F|0.394|0.402|0.402|0.406|0.429|0.429|0.534|0.564|0.564|ns|
|DIFF_HSTL_I_DCI_12_M|0.394|0.402|0.402|0.557|0.587|0.587|0.653|0.694|0.694|ns|
|DIFF_HSTL_I_DCI_12_S|0.394|0.402|0.402|0.755|0.806|0.806|0.842|0.907|0.907|ns|
|DIFF_HSTL_I_DCI_18_F|0.323|0.339|0.339|0.445|0.461|0.461|0.566|0.595|0.595|ns|
|DIFF_HSTL_I_DCI_18_M|0.323|0.339|0.339|0.555|0.586|0.586|0.643|0.684|0.684|ns|
|DIFF_HSTL_I_DCI_18_S|0.323|0.339|0.339|0.762|0.818|0.818|0.836|0.900|0.900|ns|
|DIFF_HSTL_I_DCI_F|0.397|0.417|0.417|0.431|0.445|0.445|0.555|0.575|0.575|ns|
|DIFF_HSTL_I_DCI_M|0.397|0.417|0.417|0.553|0.583|0.583|0.644|0.684|0.684|ns|
|DIFF_HSTL_I_DCI_S|0.397|0.417|0.417|0.767|0.823|0.823|0.848|0.912|0.912|ns|
|DIFF_HSTL_I_F|0.404|0.417|0.417|0.423|0.443|0.443|0.549|0.581|0.581|ns|
|DIFF_HSTL_I_M|0.404|0.417|0.417|0.555|0.586|0.586|0.640|0.677|0.677|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

25 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 29:_ **IOB High Performance (HP) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 29:_**IOB High Performance (HP) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|DIFF_HSTL_I_S|0.404|0.417|0.417|0.767|0.818|0.818|0.811|0.866|0.866|ns|
|DIFF_HSUL_12_DCI_F|0.381|0.400|0.400|0.425|0.443|0.443|0.558|0.586|0.586|ns|
|DIFF_HSUL_12_DCI_M|0.381|0.400|0.400|0.557|0.587|0.587|0.653|0.694|0.694|ns|
|DIFF_HSUL_12_DCI_S|0.381|0.400|0.400|0.737|0.787|0.787|0.822|0.885|0.885|ns|
|DIFF_HSUL_12_F|0.394|0.402|0.402|0.412|0.430|0.430|0.538|0.566|0.566|ns|
|DIFF_HSUL_12_M|0.394|0.402|0.402|0.552|0.583|0.583|0.641|0.679|0.679|ns|
|DIFF_HSUL_12_S|0.394|0.402|0.402|0.752|0.800|0.800|0.813|0.868|0.868|ns|
|DIFF_POD10_DCI_F|0.411|0.430|0.430|0.425|0.444|0.444|0.555|0.584|0.584|ns|
|DIFF_POD10_DCI_M|0.411|0.430|0.430|0.542|0.571|0.571|0.640|0.681|0.681|ns|
|DIFF_POD10_DCI_S|0.411|0.430|0.430|0.754|0.815|0.815|0.850|0.917|0.917|ns|
|DIFF_POD10_F|0.411|0.433|0.433|0.438|0.459|0.459|0.569|0.601|0.601|ns|
|DIFF_POD10_M|0.411|0.433|0.433|0.538|0.568|0.568|0.630|0.667|0.667|ns|
|DIFF_POD10_S|0.411|0.433|0.433|0.766|0.821|0.821|0.836|0.894|0.894|ns|
|DIFF_POD12_DCI_F|0.407|0.432|0.432|0.425|0.443|0.443|0.558|0.586|0.586|ns|
|DIFF_POD12_DCI_M|0.407|0.432|0.432|0.543|0.572|0.572|0.638|0.678|0.678|ns|
|DIFF_POD12_DCI_S|0.407|0.432|0.432|0.772|0.822|0.822|0.862|0.929|0.929|ns|
|DIFF_POD12_F|0.409|0.430|0.430|0.455|0.476|0.476|0.595|0.626|0.626|ns|
|DIFF_POD12_M|0.409|0.430|0.430|0.551|0.582|0.582|0.641|0.679|0.679|ns|
|DIFF_POD12_S|0.409|0.430|0.430|0.767|0.817|0.817|0.832|0.889|0.889|ns|
|DIFF_SSTL12_DCI_F|0.381|0.400|0.400|0.425|0.443|0.443|0.558|0.586|0.586|ns|
|DIFF_SSTL12_DCI_M|0.381|0.400|0.400|0.557|0.587|0.587|0.654|0.694|0.694|ns|
|DIFF_SSTL12_DCI_S|0.381|0.400|0.400|0.754|0.803|0.803|0.842|0.908|0.908|ns|
|DIFF_SSTL12_F|0.394|0.402|0.402|0.412|0.430|0.430|0.538|0.566|0.566|ns|
|DIFF_SSTL12_M|0.394|0.402|0.402|0.553|0.584|0.584|0.641|0.676|0.676|ns|
|DIFF_SSTL12_S|0.394|0.402|0.402|0.758|0.808|0.808|0.823|0.879|0.879|ns|
|DIFF_SSTL135_DCI_F|0.371|0.402|0.402|0.411|0.428|0.428|0.537|0.565|0.565|ns|
|DIFF_SSTL135_DCI_M|0.371|0.402|0.402|0.551|0.582|0.582|0.645|0.685|0.685|ns|
|DIFF_SSTL135_DCI_S|0.371|0.402|0.402|0.746|0.799|0.799|0.829|0.893|0.893|ns|
|DIFF_SSTL135_F|0.375|0.402|0.402|0.408|0.428|0.428|0.528|0.561|0.561|ns|
|DIFF_SSTL135_M|0.375|0.402|0.402|0.555|0.585|0.585|0.641|0.679|0.679|ns|
|DIFF_SSTL135_S|0.375|0.402|0.402|0.772|0.823|0.823|0.827|0.878|0.878|ns|
|DIFF_SSTL15_DCI_F|0.397|0.417|0.417|0.412|0.429|0.429|0.531|0.563|0.563|ns|
|DIFF_SSTL15_DCI_M|0.397|0.417|0.417|0.553|0.583|0.583|0.645|0.685|0.685|ns|
|DIFF_SSTL15_DCI_S|0.397|0.417|0.417|0.768|0.822|0.822|0.847|0.912|0.912|ns|
|DIFF_SSTL15_F|0.404|0.417|0.417|0.424|0.445|0.445|0.551|0.577|0.577|ns|
|DIFF_SSTL15_M|0.404|0.417|0.417|0.554|0.585|0.585|0.639|0.677|0.677|ns|
|DIFF_SSTL15_S|0.404|0.417|0.417|0.767|0.817|0.817|0.813|0.867|0.867|ns|
|DIFF_SSTL18_I_DCI_F|0.320|0.336|0.336|0.445|0.461|0.461|0.566|0.595|0.595|ns|
|DIFF_SSTL18_I_DCI_M|0.320|0.336|0.336|0.554|0.585|0.585|0.644|0.683|0.683|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

26 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 29:_ **IOB High Performance (HP) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 29:_**IOB High Performance (HP) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|DIFF_SSTL18_I_DCI_S|0.320|0.336|0.336|0.762|0.818|0.818|0.837|0.899|0.899|ns|
|DIFF_SSTL18_I_F|0.316|0.336|0.336|0.454|0.476|0.476|0.578|0.608|0.608|ns|
|DIFF_SSTL18_I_M|0.316|0.336|0.336|0.571|0.603|0.603|0.652|0.692|0.692|ns|
|DIFF_SSTL18_I_S|0.316|0.336|0.336|0.782|0.835|0.835|0.816|0.870|0.870|ns|
|HSLVDCI_15_F|0.393|0.415|0.415|0.425|0.443|0.443|0.548|0.579|0.579|ns|
|HSLVDCI_15_M|0.393|0.415|0.415|0.552|0.581|0.581|0.644|0.684|0.684|ns|
|HSLVDCI_15_S|0.393|0.415|0.415|0.748|0.802|0.802|0.827|0.890|0.890|ns|
|HSLVDCI_18_F|0.424|0.447|0.447|0.445|0.461|0.461|0.566|0.595|0.595|ns|
|HSLVDCI_18_M|0.424|0.447|0.447|0.567|0.598|0.598|0.658|0.699|0.699|ns|
|HSLVDCI_18_S|0.424|0.447|0.447|0.761|0.817|0.817|0.836|0.900|0.900|ns|
|HSTL_I_12_F|0.378|0.399|0.399|0.423|0.443|0.443|0.553|0.582|0.582|ns|
|HSTL_I_12_M|0.378|0.399|0.399|0.551|0.582|0.582|0.642|0.679|0.679|ns|
|HSTL_I_12_S|0.378|0.399|0.399|0.750|0.799|0.799|0.813|0.868|0.868|ns|
|HSTL_I_18_F|0.322|0.339|0.339|0.456|0.474|0.474|0.576|0.606|0.606|ns|
|HSTL_I_18_M|0.322|0.339|0.339|0.569|0.602|0.602|0.653|0.692|0.692|ns|
|HSTL_I_18_S|0.322|0.339|0.339|0.781|0.833|0.833|0.816|0.871|0.871|ns|
|HSTL_I_DCI_12_F|0.378|0.399|0.399|0.406|0.429|0.429|0.534|0.564|0.564|ns|
|HSTL_I_DCI_12_M|0.378|0.399|0.399|0.556|0.586|0.586|0.654|0.694|0.694|ns|
|HSTL_I_DCI_12_S|0.378|0.399|0.399|0.754|0.803|0.803|0.842|0.907|0.907|ns|
|HSTL_I_DCI_18_F|0.321|0.339|0.339|0.445|0.461|0.461|0.566|0.595|0.595|ns|
|HSTL_I_DCI_18_M|0.321|0.339|0.339|0.554|0.585|0.585|0.643|0.684|0.684|ns|
|HSTL_I_DCI_18_S|0.321|0.339|0.339|0.761|0.817|0.817|0.836|0.900|0.900|ns|
|HSTL_I_DCI_F|0.393|0.415|0.415|0.431|0.445|0.445|0.555|0.575|0.575|ns|
|HSTL_I_DCI_M|0.393|0.415|0.415|0.552|0.581|0.581|0.644|0.684|0.684|ns|
|HSTL_I_DCI_S|0.393|0.415|0.415|0.766|0.821|0.821|0.847|0.912|0.912|ns|
|HSTL_I_F|0.378|0.399|0.399|0.423|0.443|0.443|0.549|0.581|0.581|ns|
|HSTL_I_M|0.378|0.399|0.399|0.554|0.585|0.585|0.640|0.677|0.677|ns|
|HSTL_I_S|0.378|0.399|0.399|0.766|0.816|0.816|0.811|0.866|0.866|ns|
|HSUL_12_DCI_F|0.378|0.399|0.399|0.425|0.443|0.443|0.558|0.586|0.586|ns|
|HSUL_12_DCI_M|0.378|0.399|0.399|0.556|0.586|0.586|0.654|0.694|0.694|ns|
|HSUL_12_DCI_S|0.378|0.399|0.399|0.736|0.784|0.784|0.821|0.886|0.886|ns|
|HSUL_12_F|0.378|0.399|0.399|0.412|0.430|0.430|0.538|0.566|0.566|ns|
|HSUL_12_M|0.378|0.399|0.399|0.551|0.582|0.582|0.642|0.679|0.679|ns|
|HSUL_12_S|0.378|0.399|0.399|0.750|0.799|0.799|0.813|0.868|0.868|ns|
|LVCMOS12_F_2|0.512|0.555|0.555|0.672|0.692|0.692|0.898|0.922|0.922|ns|
|LVCMOS12_F_4|0.512|0.555|0.555|0.504|0.521|0.521|0.664|0.693|0.693|ns|
|LVCMOS12_F_6|0.512|0.555|0.555|0.485|0.507|0.507|0.634|0.669|0.669|ns|
|LVCMOS12_F_8|0.512|0.555|0.555|0.465|0.489|0.489|0.611|0.666|0.666|ns|
|LVCMOS12_M_2|0.512|0.555|0.555|0.708|0.727|0.727|0.916|0.945|0.945|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

27 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 29:_ **IOB High Performance (HP) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 29:_**IOB High Performance (HP) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|LVCMOS12_M_4|0.512|0.555|0.555|0.550|0.573|0.573|0.664|0.690|0.690|ns|
|LVCMOS12_M_6|0.512|0.555|0.555|0.527|0.554|0.554|0.622|0.652|0.652|ns|
|LVCMOS12_M_8|0.512|0.555|0.555|0.540|0.571|0.571|0.614|0.649|0.649|ns|
|LVCMOS12_S_2|0.512|0.555|0.555|0.767|0.803|0.803|0.990|1.024|1.024|ns|
|LVCMOS12_S_4|0.512|0.555|0.555|0.666|0.704|0.704|0.803|0.848|0.848|ns|
|LVCMOS12_S_6|0.512|0.555|0.555|0.657|0.695|0.695|0.732|0.774|0.774|ns|
|LVCMOS12_S_8|0.512|0.555|0.555|0.708|0.761|0.761|0.745|0.790|0.790|ns|
|LVCMOS15_F_12|0.414|0.445|0.445|0.500|0.522|0.522|0.647|0.682|0.682|ns|
|LVCMOS15_F_2|0.414|0.445|0.445|0.702|0.722|0.722|0.919|0.940|0.940|ns|
|LVCMOS15_F_4|0.414|0.445|0.445|0.579|0.601|0.601|0.755|0.781|0.781|ns|
|LVCMOS15_F_6|0.414|0.445|0.445|0.547|0.569|0.569|0.711|0.742|0.742|ns|
|LVCMOS15_F_8|0.414|0.445|0.445|0.518|0.538|0.538|0.686|0.703|0.703|ns|
|LVCMOS15_M_12|0.414|0.445|0.445|0.607|0.644|0.644|0.637|0.676|0.676|ns|
|LVCMOS15_M_2|0.414|0.445|0.445|0.741|0.770|0.770|0.938|0.962|0.962|ns|
|LVCMOS15_M_4|0.414|0.445|0.445|0.625|0.651|0.651|0.754|0.786|0.786|ns|
|LVCMOS15_M_6|0.414|0.445|0.445|0.576|0.604|0.604|0.674|0.710|0.710|ns|
|LVCMOS15_M_8|0.414|0.445|0.445|0.568|0.601|0.601|0.639|0.681|0.681|ns|
|LVCMOS15_S_12|0.414|0.445|0.445|0.788|0.855|0.855|0.695|0.733|0.733|ns|
|LVCMOS15_S_2|0.414|0.445|0.445|0.829|0.864|0.864|1.039|1.079|1.079|ns|
|LVCMOS15_S_4|0.414|0.445|0.445|0.687|0.725|0.725|0.813|0.851|0.851|ns|
|LVCMOS15_S_6|0.414|0.445|0.445|0.671|0.710|0.710|0.726|0.763|0.763|ns|
|LVCMOS15_S_8|0.414|0.445|0.445|0.704|0.755|0.755|0.721|0.758|0.758|ns|
|LVCMOS18_F_12|0.418|0.445|0.445|0.573|0.601|0.601|0.731|0.769|0.769|ns|
|LVCMOS18_F_2|0.418|0.445|0.445|0.739|0.760|0.760|0.945|0.971|0.971|ns|
|LVCMOS18_F_4|0.418|0.445|0.445|0.609|0.630|0.630|0.778|0.802|0.802|ns|
|LVCMOS18_F_6|0.418|0.445|0.445|0.603|0.633|0.633|0.781|0.808|0.808|ns|
|LVCMOS18_F_8|0.418|0.445|0.445|0.573|0.600|0.600|0.733|0.767|0.767|ns|
|LVCMOS18_M_12|0.418|0.445|0.445|0.640|0.678|0.678|0.670|0.709|0.709|ns|
|LVCMOS18_M_2|0.418|0.445|0.445|0.798|0.822|0.822|0.991|1.016|1.016|ns|
|LVCMOS18_M_4|0.418|0.445|0.445|0.664|0.693|0.693|0.798|0.836|0.836|ns|
|LVCMOS18_M_6|0.418|0.445|0.445|0.629|0.663|0.663|0.735|0.775|0.775|ns|
|LVCMOS18_M_8|0.418|0.445|0.445|0.626|0.661|0.661|0.705|0.746|0.746|ns|
|LVCMOS18_S_12|0.418|0.445|0.445|0.795|0.861|0.861|0.683|0.721|0.721|ns|
|LVCMOS18_S_2|0.418|0.445|0.445|0.862|0.897|0.897|1.076|1.098|1.098|ns|
|LVCMOS18_S_4|0.418|0.445|0.445|0.716|0.758|0.758|0.829|0.872|0.872|ns|
|LVCMOS18_S_6|0.418|0.445|0.445|0.682|0.724|0.724|0.724|0.762|0.762|ns|
|LVCMOS18_S_8|0.418|0.445|0.445|0.707|0.760|0.760|0.709|0.745|0.745|ns|
|LVDCI_15_F|0.425|0.462|0.462|0.426|0.443|0.443|0.548|0.581|0.581|ns|
|LVDCI_15_M|0.425|0.462|0.462|0.553|0.582|0.582|0.645|0.685|0.685|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

28 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 29:_ **IOB High Performance (HP) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 29:_**IOB High Performance (HP) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|LVDCI_15_S|0.425|0.462|0.462|0.749|0.803|0.803|0.821|0.890|0.890|ns|
|LVDCI_18_F|0.414|0.447|0.447|0.441|0.459|0.459|0.560|0.589|0.589|ns|
|LVDCI_18_M|0.414|0.447|0.447|0.554|0.585|0.585|0.644|0.683|0.683|ns|
|LVDCI_18_S|0.414|0.447|0.447|0.760|0.818|0.818|0.837|0.899|0.899|ns|
|LVDS|0.539|0.620|0.620|0.626|0.662|0.662|960.447|||ns|
|MIPI_DPHY_DCI_HS|0.386|0.415|0.415|0.502|0.522|0.522|N/A|N/A|N/A|ns|
|MIPI_DPHY_DCI_LP|8.438|8.792|8.792|0.914|0.937|0.937|N/A|N/A|N/A|ns|
|POD10_DCI_F|0.408|0.430|0.430|0.425|0.444|0.444|0.555|0.584|0.584|ns|
|POD10_DCI_M|0.408|0.430|0.430|0.542|0.571|0.571|0.640|0.681|0.681|ns|
|POD10_DCI_S|0.408|0.430|0.430|0.754|0.815|0.815|0.850|0.917|0.917|ns|
|POD10_F|0.407|0.430|0.430|0.438|0.459|0.459|0.569|0.601|0.601|ns|
|POD10_M|0.407|0.430|0.430|0.538|0.568|0.568|0.630|0.667|0.667|ns|
|POD10_S|0.407|0.430|0.430|0.766|0.821|0.821|0.836|0.894|0.894|ns|
|POD12_DCI_F|0.409|0.431|0.431|0.425|0.443|0.443|0.558|0.586|0.586|ns|
|POD12_DCI_M|0.409|0.431|0.431|0.543|0.572|0.572|0.638|0.678|0.678|ns|
|POD12_DCI_S|0.409|0.431|0.431|0.772|0.822|0.822|0.862|0.929|0.929|ns|
|POD12_F|0.409|0.431|0.431|0.455|0.476|0.476|0.595|0.626|0.626|ns|
|POD12_M|0.409|0.431|0.431|0.551|0.582|0.582|0.641|0.679|0.679|ns|
|POD12_S|0.409|0.431|0.431|0.767|0.817|0.817|0.832|0.889|0.889|ns|
|SLVS_400_18|0.539|0.620|0.620|N/A|N/A|N/A|N/A|N/A|N/A|ns|
|SSTL12_DCI_F|0.381|0.399|0.399|0.425|0.443|0.443|0.558|0.586|0.586|ns|
|SSTL12_DCI_M|0.381|0.399|0.399|0.557|0.587|0.587|0.654|0.694|0.694|ns|
|SSTL12_DCI_S|0.381|0.399|0.399|0.754|0.803|0.803|0.842|0.908|0.908|ns|
|SSTL12_F|0.403|0.403|0.403|0.412|0.430|0.430|0.538|0.566|0.566|ns|
|SSTL12_M|0.403|0.403|0.403|0.553|0.584|0.584|0.641|0.676|0.676|ns|
|SSTL12_S|0.403|0.403|0.403|0.758|0.808|0.808|0.823|0.879|0.879|ns|
|SSTL135_DCI_F|0.366|0.399|0.399|0.411|0.428|0.428|0.537|0.565|0.565|ns|
|SSTL135_DCI_M|0.366|0.399|0.399|0.551|0.582|0.582|0.645|0.685|0.685|ns|
|SSTL135_DCI_S|0.366|0.399|0.399|0.746|0.799|0.799|0.829|0.893|0.893|ns|
|SSTL135_F|0.378|0.399|0.399|0.408|0.428|0.428|0.528|0.561|0.561|ns|
|SSTL135_M|0.378|0.399|0.399|0.555|0.585|0.585|0.641|0.679|0.679|ns|
|SSTL135_S|0.378|0.399|0.399|0.772|0.823|0.823|0.827|0.878|0.878|ns|
|SSTL15_DCI_F|0.402|0.417|0.417|0.412|0.429|0.429|0.531|0.563|0.563|ns|
|SSTL15_DCI_M|0.402|0.417|0.417|0.553|0.583|0.583|0.645|0.685|0.685|ns|
|SSTL15_DCI_S|0.402|0.417|0.417|0.768|0.822|0.822|0.847|0.912|0.912|ns|
|SSTL15_F|0.371|0.400|0.400|0.408|0.428|0.428|0.530|0.556|0.556|ns|
|SSTL15_M|0.371|0.400|0.400|0.554|0.585|0.585|0.639|0.677|0.677|ns|
|SSTL15_S|0.371|0.400|0.400|0.767|0.817|0.817|0.813|0.867|0.867|ns|
|SSTL18_I_DCI_F|0.329|0.336|0.336|0.445|0.461|0.461|0.566|0.595|0.595|ns|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

29 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 29:_ **IOB High Performance (HP) Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|---|
|_Table 29:_**IOB High Performance (HP) Switching Characteristics**_(cont'd)_|||||||||||
|**I/O Standards**|**TINBUF_DELAY_PAD_I**|||**TOUTBUF_DELAY_O_PAD**|||**TOUTBUF_DELAY_TD_PAD**|||**Units**|
||**0.85V**||**0.72V**|**0.85V**||**0.72V**|**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**|**-2**|**-1**|**-1**|**-2**|**-1**|**-1**||
|SSTL18_I_DCI_M|0.329|0.336|0.336|0.554|0.585|0.585|0.644|0.683|0.683|ns|
|SSTL18_I_DCI_S|0.329|0.336|0.336|0.762|0.818|0.818|0.837|0.899|0.899|ns|
|SSTL18_I_F|0.316|0.337|0.337|0.454|0.476|0.476|0.578|0.608|0.608|ns|
|SSTL18_I_M|0.316|0.337|0.337|0.571|0.603|0.603|0.652|0.692|0.692|ns|
|SSTL18_I_S|0.316|0.337|0.337|0.782|0.835|0.835|0.816|0.870|0.870|ns|
|SUB_LVDS|0.539|0.620|0.620|0.660|0.692|0.692|969.863|||ns|



## **IOB 3-state Output Switching Characteristics** 

Table 30 specifies the values of TOUTBUF_DELAY_TE_PAD and TINBUF_DELAY_IBUFDIS_O. 

- TOUTBUF_DELAY_TE_PAD is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). 

- TINBUF_DELAY_IBUFDIS_O is the IOB delay from IBUFDISABLE to O output. 

- In HP I/O banks, the internal DCI termination turn-off time is always faster than TOUTBUF_DELAY_TE_PAD when the DCITERMDISABLE pin is used. 

- In HD I/O banks, the internal IN_TERM termination turn-off time is always faster than TOUTBUF_DELAY_TE_PAD when the INTERMDISABLE pin is used. 

_Table 30:_ **IOB 3-state Output Switching Characteristics** 

|• In HD I/O banks, the internal IN_TERM terminaton turn-of tme is always faster than TOUTBUF_DELAY_TE_PAD<br>when the INTERMDISABLE pin is used.|• In HD I/O banks, the internal IN_TERM terminaton turn-of tme is always faster than TOUTBUF_DELAY_TE_PAD<br>when the INTERMDISABLE pin is used.|• In HD I/O banks, the internal IN_TERM terminaton turn-of tme is always faster than TOUTBUF_DELAY_TE_PAD<br>when the INTERMDISABLE pin is used.|• In HD I/O banks, the internal IN_TERM terminaton turn-of tme is always faster than TOUTBUF_DELAY_TE_PAD<br>when the INTERMDISABLE pin is used.|• In HD I/O banks, the internal IN_TERM terminaton turn-of tme is always faster than TOUTBUF_DELAY_TE_PAD<br>when the INTERMDISABLE pin is used.|• In HD I/O banks, the internal IN_TERM terminaton turn-of tme is always faster than TOUTBUF_DELAY_TE_PAD<br>when the INTERMDISABLE pin is used.|
|---|---|---|---|---|---|
|_Table 30:_**IOB 3-state Output Switching Characteristics**||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|TOUTBUF_DELAY_TE_PAD|T input to pad high-impedance for HD I/O banks|6.318|6.369|6.752|ns|
||T input to pad high-impedance for HP I/O banks|5.330|5.341|5.341|ns|
|TINBUF_DELAY_IBUFDIS_O|IBUF turn-on time from IBUFDISABLE to O output for<br>HD I/O banks|2.266|2.430|2.430|ns|
||IBUF turn-on time from IBUFDISABLE to O output for<br>HP I/O banks|0.936|1.037|1.037|ns|



## **Input Delay Measurement Methodology** 

The following table shows the test setup parameters used for measuring input delay. 

_Table 31:_ **Input Delay Measurement Methodology** 

|_Table 31:_**Input Delay Measurement Methodology**|_Table 31:_**Input Delay Measurement Methodology**|_Table 31:_**Input Delay Measurement Methodology**|_Table 31:_**Input Delay Measurement Methodology**|_Table 31:_**Input Delay Measurement Methodology**|_Table 31:_**Input Delay Measurement Methodology**|
|---|---|---|---|---|---|
|**Description**|**I/O Standard**<br>**Attribute**|**VL1, 2**|**VH1, 2**|**VMEAS1, 4**|**VREF 1, 3, 5**|
|LVCMOS, 1.2V|LVCMOS12|0.1|1.1|0.6|–|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

30 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 31:_ **Input Delay Measurement Methodology** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 31:_**Input Delay Measurement Methodology**_(cont'd)_||||||
|**Description**|**I/O Standard**<br>**Attribute**|**VL1, 2**|**VH1, 2**|**VMEAS1, 4**|**VREF 1, 3, 5**|
|LVCMOS, LVDCI, HSLVDCI, 1.5V|LVCMOS15, LVDCI_15,<br>HSLVDCI_15|0.1|1.4|0.75|–|
|LVCMOS, LVDCI, HSLVDCI, 1.8V|LVCMOS18, LVDCI_18,<br>HSLVDCI_18|0.1|1.7|0.9|–|
|LVCMOS, 2.5V|LVCMOS25|0.1|2.4|1.25|–|
|LVCMOS, 3.3V|LVCMOS33|0.1|3.2|1.65|–|
|LVTTL, 3.3V|LVTTL|0.1|3.2|1.65|–|
|HSTL (high-speed transceiver logic), class I, 1.2V|HSTL_I_12|VREF– 0.25|VREF+ 0.25|VREF|0.6|
|HSTL, class I, 1.5V|HSTL_I|VREF– 0.325|VREF+ 0.325|VREF|0.75|
|HSTL, class I, 1.8V|HSTL_I_18|VREF– 0.4|VREF+ 0.4|VREF|0.9|
|HSUL (high-speed unterminated logic), 1.2V|HSUL_12|VREF– 0.25|VREF+ 0.25|VREF|0.6|
|SSTL12 (stub series terminated logic), 1.2V|SSTL12|VREF– 0.25|VREF+ 0.25|VREF|0.6|
|SSTL135 and SSTL135 class II, 1.35V|SSTL135, SSTL135_II|VREF– 0.2875|VREF+ 0.2875|VREF|0.675|
|SSTL15 and SSTL15 class II, 1.5V|SSTL15, SSTL15_II|VREF– 0.325|VREF+ 0.325|VREF|0.75|
|SSTL18, class I and II, 1.8V|SSTL18_I, SSTL18_II|VREF– 0.4|VREF+ 0.4|VREF|0.9|
|POD10, 1.0V|POD10|VREF– 0.2|VREF+ 0.2|VREF|0.7|
|POD12, 1.2V|POD12|VREF– 0.24|VREF+ 0.24|VREF|0.84|
|DIFF_HSTL, class I, 1.2V|DIFF_HSTL_I_12|0.6 – 0.25|0.6 + 0.25|06|–|
|DIFF_HSTL, class I, 1.5V|DIFF_HSTL_I|0.75 – 0.325|0.75 + 0.325|06|–|
|DIFF_HSTL, class I, 1.8V|DIFF_HSTL_I_18|0.9 – 0.4|0.9 + 0.4|06|–|
|DIFF_HSUL, 1.2V|DIFF_HSUL_12|0.6 – 0.25|0.6 + 0.25|06|–|
|DIFF_SSTL, 1.2V|DIFF_SSTL12|0.6 – 0.25|0.6 + 0.25|06|–|
|DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V|DIFF_SSTL135,<br>DIFF_SSTL135_II|0.675 – 0.2875|0.675 + 0.2875|06|–|
|DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V|DIFF_SSTL15,<br>DIFF_SSTL15_II|0.75 – 0.325|0.75 + 0.325|06|–|
|DIFF_SSTL18_I, DIFF_SSTL18_II, 1.8V|DIFF_SSTL18_I,<br>DIFF_SSTL18_II|0.9 – 0.4|0.9 + 0.4|06|–|
|DIFF_POD10, 1.0V|DIFF_POD10|0.5 – 0.2|0.5 + 0.2|06|–|
|DIFF_POD12, 1.2V|DIFF_POD12|0.6 – 0.25|0.6 + 0.25|06|–|
|LVDS (low-voltage differential signaling), 1.8V|LVDS|0.9 – 0.125|0.9 + 0.125|06|–|
|LVDS_25, 2.5V|LVDS_25|1.25 – 0.125|1.25 + 0.125|06|–|
|SUB_LVDS, 1.8V|SUB_LVDS|0.9 – 0.125|0.9 + 0.125|06|–|
|SLVS, 1.8V|SLVS_400_18|0.9 – 0.125|0.9 + 0.125|06|–|
|SLVS, 2.5V|SLVS_400_25|1.25 – 0.125|1.25 + 0.125|06|–|
|LVPECL, 2.5V|LVPECL|1.25 – 0.125|1.25 + 0.125|06|–|
|MIPI D-PHY (high speed) 1.2V|MIPI_DPHY_DCI_HS|0.2 – 0.125|0.2 + 0.125|06|–|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

31 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 31:_ **Input Delay Measurement Methodology** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 31:_**Input Delay Measurement Methodology**_(cont'd)_||||||
|**Description**|**I/O Standard**<br>**Attribute**|**VL1, 2**|**VH1, 2**|**VMEAS1, 4**|**VREF 1, 3, 5**|
|MIPI D-PHY (low power) 1.2V|MIPI_DPHY_DCI_LP|0.715 – 0.2|0.715 + 0.2|06|–|
|**Notes:**<br>1.<br>The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMOS standards of the same voltage.<br>Parameters for all other DCI standards are the same for the corresponding non-DCI standards.<br>2.<br>Input waveform switches between VLand VH.<br>3.<br>Measurements are made at typical, minimum, and maximum VREFvalues. Reported delays reflect worst case of these measurements.<br>VREFvalues listed are typical.<br>4.<br>Input voltage level from which measurement starts.<br>5.<br>This is an input voltage reference that bears no relation to the VREF/VMEASparameters found in IBIS models and/or noted inFigure 1.<br>6.<br>The value given is the differential input voltage.||||||



## **Output Delay Measurement Methodology** 

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 1 and Figure 2. 

_Figure 1:_ **Single-Ended Test Setup** 

**==> picture [333 x 173] intentionally omitted <==**

**----- Start of picture text -----**<br>
VREF<br>Output RREF<br>VMEAS (voltage level when taking delay measurement)<br>CREF (probe capacitance)<br>X16654-072117<br>**----- End of picture text -----**<br>


_Figure 2:_ **Differential Test Setup** 

**==> picture [180 x 75] intentionally omitted <==**

**----- Start of picture text -----**<br>
Output<br>+<br>CREF RREF VMEAS<br>–<br>X16640-072117<br>**----- End of picture text -----**<br>


Parameters VREF, RREF, CREF, and VMEAS fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method: 

1. Simulate the output driver of choice into the generalized test setup using values from Table 32. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

32 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

2. Record the time to VMEAS. 

3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load. 

4. Record the time to VMEAS. 

5. Compare the results of step 2 and step 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace. 

## _Table 32:_ **Output Delay Measurement Methodology** 

|4.<br>Record the tme to VMEAS.<br>5.<br>Compare the results of step2and step4. The increase or decrease in delay yields the actual propagaton<br>delay of the PCB trace.|4.<br>Record the tme to VMEAS.<br>5.<br>Compare the results of step2and step4. The increase or decrease in delay yields the actual propagaton<br>delay of the PCB trace.|4.<br>Record the tme to VMEAS.<br>5.<br>Compare the results of step2and step4. The increase or decrease in delay yields the actual propagaton<br>delay of the PCB trace.|4.<br>Record the tme to VMEAS.<br>5.<br>Compare the results of step2and step4. The increase or decrease in delay yields the actual propagaton<br>delay of the PCB trace.|4.<br>Record the tme to VMEAS.<br>5.<br>Compare the results of step2and step4. The increase or decrease in delay yields the actual propagaton<br>delay of the PCB trace.|4.<br>Record the tme to VMEAS.<br>5.<br>Compare the results of step2and step4. The increase or decrease in delay yields the actual propagaton<br>delay of the PCB trace.|
|---|---|---|---|---|---|
|_Table 32:_**Output Delay Measurement Methodology**||||||
|**Description**|**I/O Standard Attribute**|**RREF**<br>**(Ω)**|**CREF1**<br>**(pF)**|**VMEAS**<br>**(V)**|**VREF**<br>**(V)**|
|LVCMOS, 1.2V|LVCMOS12|1M|0|0.6|0|
|LVCMOS, 1.5V|LVCMOS15|1M|0|0.75|0|
|LVCMOS, 1.8V|LVCMOS18|1M|0|0.9|0|
|LVCMOS, 2.5V|LVCMOS25|1M|0|1.25|0|
|LVCMOS, 3.3V|LVCMOS33|1M|0|1.65|0|
|LVTTL, 3.3V|LVTTL|1M|0|1.65|0|
|LVDCI, HSLVDCI, 1.5V|LVDCI_15, HSLVDCI_15|50|0|VREF|0.75|
|LVDCI, HSLVDCI, 1.8V|LVDCI_15, HSLVDCI_18|50|0|VREF|0.9|
|HSTL (high-speed transceiver logic), class I, 1.2V|HSTL_I_12|50|0|VREF|0.6|
|HSTL, class I, 1.5V|HSTL_I|50|0|VREF|0.75|
|HSTL, class I, 1.8V|HSTL_I_18|50|0|VREF|0.9|
|HSUL (high-speed unterminated logic), 1.2V|HSUL_12|50|0|VREF|0.6|
|SSTL12 (stub series terminated logic), 1.2V|SSTL12|50|0|VREF|0.6|
|SSTL135 and SSTL135 class II, 1.35V|SSTL135, SSTL135_II|50|0|VREF|0.675|
|SSTL15 and SSTL15 class II, 1.5V|SSTL15, SSTL15_II|50|0|VREF|0.75|
|SSTL18, class I and class II, 1.8V|SSTL18_I, SSTL18_II|50|0|VREF|0.9|
|POD10, 1.0V|POD10|50|0|VREF|1.0|
|POD12, 1.2V|POD12|50|0|VREF|1.2|
|DIFF_HSTL, class I, 1.2V|DIFF_HSTL_I_12|50|0|VREF|0.6|
|DIFF_HSTL, class I, 1.5V|DIFF_HSTL_I|50|0|VREF|0.75|
|DIFF_HSTL, class I, 1.8V|DIFF_HSTL_I_18|50|0|VREF|0.9|
|DIFF_HSUL, 1.2V|DIFF_HSUL_12|50|0|VREF|0.6|
|DIFF_SSTL12, 1.2V|DIFF_SSTL12|50|0|VREF|0.6|
|DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V|DIFF_SSTL135, DIFF_SSTL135_II|50|0|VREF|0.675|
|DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V|DIFF_SSTL15, DIFF_SSTL15_II|50|0|VREF|0.75|
|DIFF_SSTL18, class I and II, 1.8V|DIFF_SSTL18_I, DIFF_SSTL18_II|50|0|VREF|0.9|
|DIFF_POD10, 1.0V|DIFF_POD10|50|0|VREF|1.0|
|DIFF_POD12, 1.2V|DIFF_POD12|50|0|VREF|1.2|
|LVDS (low-voltage differential signaling), 1.8V|LVDS|100|0|02|0|
|SUB_LVDS, 1.8V|SUB_LVDS|100|0|02|0|
|MIPI D-PHY (high speed) 1.2V|MIPI_DPHY_DCI_HS|100|0|02|0|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

33 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 32:_ **Output Delay Measurement Methodology** _(cont'd)_ 

|_Table 32:_**Output Delay Measurement Methodology**_(cont'd)_|_Table 32:_**Output Delay Measurement Methodology**_(cont'd)_|_Table 32:_**Output Delay Measurement Methodology**_(cont'd)_|_Table 32:_**Output Delay Measurement Methodology**_(cont'd)_|_Table 32:_**Output Delay Measurement Methodology**_(cont'd)_|_Table 32:_**Output Delay Measurement Methodology**_(cont'd)_|
|---|---|---|---|---|---|
|**Description**|**I/O Standard Attribute**|**RREF**<br>**(Ω)**|**CREF1**<br>**(pF)**|**VMEAS**<br>**(V)**|**VREF**<br>**(V)**|
|MIPI D-PHY (low power) 1.2V|MIPI_DPHY_DCI_LP|1M|0|0.6|0|
|**Notes:**<br>1.<br>CREFis the capacitance of the probe, nominally 0 pF.<br>2.<br>The value given is the differential output voltage.||||||



## **Block RAM and FIFO Switching Characteristics** 

## _Table 33:_ **Block RAM and FIFO Switching Characteristics** 

|**Block RAM and FIFO Switching Characteristics**|**Block RAM and FIFO Switching Characteristics**|**Block RAM and FIFO Switching Characteristics**|**Block RAM and FIFO Switching Characteristics**|**Block RAM and FIFO Switching Characteristics**|**Block RAM and FIFO Switching Characteristics**|
|---|---|---|---|---|---|
|_Table 33:_**Block RAM and FIFO Switching Characteristics**||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|**Maximum Frequency**||||||
|FMAX_WF_NC|Block RAM (WRITE_FIRST and NO_CHANGE modes)|738|645|516|MHz|
|FMAX_RF|Block RAM (READ_FIRST mode)|637|575|460|MHz|
|FMAX_FIFO|FIFO in all modes without ECC|738|645|516|MHz|
|FMAX_ECC|Block RAM and FIFO in ECC configuration without<br>PIPELINE|637|575|460|MHz|
||Block RAM and FIFO in ECC configuration with<br>PIPELINE and Block RAM in WRITE_FIRST or<br>NO_CHANGE mode|738|645|516|MHz|
|TPW1|Minimum pulse width|542|543|578|ps|
|**Block RAM and FIFO Clock-to-Out Delays**||||||
|TRCKO_DO|Clock CLK to DOUT output (without output register)|1.02|1.11|1.53|ns, Max|
|TRCKO_DO_REG|Clock CLK to DOUT output (with output register)|0.29|0.30|0.44|ns, Max|
|**Notes:**<br>1.<br>The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

34 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **Input/Output Delay Switching Characteristics** 

## _Table 34:_ **Input/Output Delay Switching Characteristics** 

|**Input/Output Delay Switching Characteristics**|**Input/Output Delay Switching Characteristics**|**Input/Output Delay Switching Characteristics**|**Input/Output Delay Switching Characteristics**|**Input/Output Delay Switching Characteristics**|**Input/Output Delay Switching Characteristics**|
|---|---|---|---|---|---|
|_Table 34:_**Input/Output Delay Switching Characteristics**||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|FREFCLK|Reference clock frequency for IDELAYCTRL<br>(component mode)|300 to 800|||MHz|
||Reference clock frequency when using<br>BITSLICE_CONTROL with REFCLK (in native<br>mode (for RX_BITSLICE only))|300 to 800|||MHz|
||Reference clock frequency for<br>BITSLICE_CONTROL with PLL_CLK (in native<br>mode)1|300 to 2666.67|300 to 2400|300 to 2133|MHz|
|TMINPER_CLK|Minimum period for IODELAY clock|3.195|3.195|3.195|ns|
|TMINPER_RST|Minimum reset pulse width|52.00|||ns|
|TIDELAY_RESOLUTION/<br>TODELAY_RESOLUTION|IDELAY/ODELAY chain resolution|2.1 to 12|||ps|
|**Notes:**<br>1.<br>PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY_MODE = VCO_HALF, the<br>minimum frequency is PLL_FVCOMIN/2.||||||



## **DSP48 Slice Switching Characteristics** 

_Table 35:_ **DSP48 Slice Switching Characteristics** 

|**DSP48 Slice Switching Characteristics**|**DSP48 Slice Switching Characteristics**|**DSP48 Slice Switching Characteristics**|**DSP48 Slice Switching Characteristics**|**DSP48 Slice Switching Characteristics**|**DSP48 Slice Switching Characteristics**|
|---|---|---|---|---|---|
|_Table 35:_**DSP48 Slice Switching Characteristics**||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V1**||
|||**-2**|**-1**|**-1**||
|**Maximum Frequency**||||||
|FMAX|With all registers used|775|645|600|MHz|
|FMAX_PATDET|With pattern detector|687|571|524|MHz|
|FMAX_MULT_NOMREG|Two register multiply without MREG|544|456|413|MHz|
|FMAX_MULT_NOMREG_PATDET|Two register multiply without MREG with<br>pattern detect|492|410|371|MHz|
|FMAX_PREADD_NOADREG|Without ADREG|565|468|423|MHz|
|FMAX_NOPIPELINEREG|Without pipeline registers (MREG, ADREG)|410|338|304|MHz|
|FMAX_NOPIPELINEREG_PATDET|Without pipeline registers (MREG, ADREG)<br>with pattern detect|379|314|280|MHz|
|**Notes:**<br>1.<br>For devices operating at the lower power VCCINT= 0.72V voltages, DSP cascades that cross the clock region center might operate below<br>the specified FMAX.||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

35 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **Clock Buffers and Networks** 

_Table 36:_ **Clock Buffers Switching Characteristics** 

|**Clock Buffers and Networks**|**Clock Buffers and Networks**|**Clock Buffers and Networks**|**Clock Buffers and Networks**|**Clock Buffers and Networks**|**Clock Buffers and Networks**|
|---|---|---|---|---|---|
|_Table 36:_**Clock Buffers Switching Characteristics**||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|**Global Clock Switching Characteristics (Including BUFGCTRL)**||||||
|FMAX|Maximum frequency of a global clock tree (BUFG)|775|667|667|MHz|
|**Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)**||||||
|FMAX|Maximum frequency of a global clock buffer with input<br>divide capability (BUFGCE_DIV)|775|667|667|MHz|
|**Global Clock Buffer with Clock Enable (BUFGCE)**||||||
|FMAX|Maximum frequency of a global clock buffer with clock<br>enable (BUFGCE)|775|667|667|MHz|
|**Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)**||||||
|FMAX|Maximum frequency of a leaf clock buffer with clock enable<br>(BUFCE_LEAF)|775|667|667|MHz|
|**GTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)**||||||
|FMAX|Maximum frequency of a serial transceiver clock buffer<br>with clock enable and clock input divide capability|512|512|512|MHz|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

36 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **MMCM Switching Characteristics** 

## _Table 37:_ **MMCM Specification** 

|**MMCM Switching Characteristics**|**MMCM Switching Characteristics**|**MMCM Switching Characteristics**|**MMCM Switching Characteristics**|**MMCM Switching Characteristics**|**MMCM Switching Characteristics**|
|---|---|---|---|---|---|
|_Table 37:_**MMCM Specification**||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|MMCM_FINMAX|Maximum input clock frequency|933|800|800|MHz|
|MMCM_FINMIN|Minimum input clock frequency|10|10|10|MHz|
|MMCM_FINJITTER|Maximum input clock period jitter|< 20% of clock input period or 1 ns Max||||
|MMCM_FINDUTY|Input duty cycle range: 10–49 MHz|25–75|||%|
||Input duty cycle range: 50–199 MHz|30–70|||%|
||Input duty cycle range: 200–399 MHz|35–65|||%|
||Input duty cycle range: 400–499 MHz|40–60|||%|
||Input duty cycle range: >500 MHz|45–55|||%|
|MMCM_FMIN_PSCLK|Minimum dynamic phase shift clock frequency|0.01|0.01|0.01|MHz|
|MMCM_FMAX_PSCLK|Maximum dynamic phase shift clock<br>frequency|500|450|450|MHz|
|MMCM_FVCOMIN|Minimum MMCM VCO frequency|800|800|800|MHz|
|MMCM_FVCOMAX|Maximum MMCM VCO frequency|1600|1600|1600|MHz|
|MMCM_FBANDWIDTH|Low MMCM bandwidth at typical1|1.00|1.00|1.00|MHz|
||High MMCM bandwidth at typical1|4.00|4.00|4.00|MHz|
|MMCM_TSTATPHAOFFSET|Static phase offset of the MMCM outputs2|0.12|0.12|0.12|ns|
|MMCM_TOUTJITTER|MMCM output jitter.|Note3||||
|MMCM_TOUTDUTY|MMCM output clock duty cycle precision4|0.20|0.20|0.20|ns|
|MMCM_TLOCKMAX|MMCM maximum lock time for<br>MMCM_FPFDMIN|100|100|100|µs|
|MMCM_FOUTMAX|MMCM maximum output frequency|775|667|667|MHz|
|MMCM_FOUTMIN|MMCM minimum output frequency4,5|6.25|6.25|6.25|MHz|
|MMCM_TEXTFDVAR|External clock feedback variation|< 20% of clock input period or 1 ns Max||||
|MMCM_RSTMINPULSE|Minimum reset pulse width|5.00|5.00|5.00|ns|
|MMCM_FPFDMAX|Maximum frequency at the phase frequency<br>detector|500|450|450|MHz|
|MMCM_FPFDMIN|Minimum frequency at the phase frequency<br>detector|10|10|10|MHz|
|MMCM_TFBDELAY|Maximum delay in the feedback path|5 ns Max or one clock cycle||||
|MMCM_FDPRCLK_MAX|Maximum DRP clock frequency|250|250|250|MHz|
|**Notes:**<br>1.<br>The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.<br>2.<br>The static offset is measured between any MMCM outputs with identical phase.<br>3.<br>Values for this parameter are available in the Clocking Wizard.<br>4.<br>Includes global clock buffer.<br>5.<br>Calculated as FVCO/128 assuming output duty cycle is 50%.||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

37 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **PLL Switching Characteristics** 

## _Table 38:_ **PLL Specification** 

|**PLL Switching Characteristics**|**PLL Switching Characteristics**|**PLL Switching Characteristics**|**PLL Switching Characteristics**|**PLL Switching Characteristics**|**PLL Switching Characteristics**|
|---|---|---|---|---|---|
|_Table 38:_**PLL Specification**||||||
|**Symbol**|**Description1**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|PLL_FINMAX|Maximum input clock frequency|933|800|800|MHz|
|PLL_FINMIN|Minimum input clock frequency|70|70|70|MHz|
|PLL_FINJITTER|Maximum input clock period jitter|< 20% of clock input period or 1 ns Max||||
|PLL_FINDUTY|Input duty cycle range: 70–399 MHz|35–65|||%|
||Input duty cycle range: 400–499 MHz|40–60|||%|
||Input duty cycle range: >500 MHz|45–55|||%|
|PLL_FVCOMIN|Minimum PLL VCO frequency|750|750|750|MHz|
|PLL_FVCOMAX|Maximum PLL VCO frequency|1500|1500|1500|MHz|
|PLL_TSTATPHAOFFSET|Static phase offset of the PLL outputs2|0.12|0.12|0.12|ns|
|PLL_TOUTJITTER|PLL output jitter.|Note3||||
|PLL_TOUTDUTY|PLL CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B<br>duty-cycle precision4|0.20|0.20|0.20|ns|
|PLL_TLOCKMAX|PLL maximum lock time|100|||µs|
|PLL_FOUTMAX|PLL maximum output frequency at CLKOUT0,<br>CLKOUT0B, CLKOUT1, CLKOUT1B|775|667|667|MHz|
||PLL maximum output frequency at CLKOUTPHY|2667|2400|2133|MHz|
|PLL_FOUTMIN|PLL minimum output frequency at CLKOUT0,<br>CLKOUT0B, CLKOUT1, CLKOUT1B5|5.86|5.86|5.86|MHz|
||PLL minimum output frequency at CLKOUTPHY|2 x VCO mode: 1500, 1 x VCO mode: 750, 0.5 x VCO mode:<br>375|||MHz|
|PLL_RSTMINPULSE|Minimum reset pulse width|5.00|5.00|5.00|ns|
|PLL_FPFDMAX|Maximum frequency at the phase frequency<br>detector|667.5|667.5|667.5|MHz|
|PLL_FPFDMIN|Minimum frequency at the phase frequency<br>detector|70|70|70|MHz|
|PLL_FBANDWIDTH|PLL bandwidth at typical|14|14|14|MHz|
|PLL_FDPRCLK_MAX|Maximum DRP clock frequency|250|250|250|MHz|
|**Notes:**<br>1.<br>The PLL does not filter typical spread-spectrum input clocks because<br>2.<br>The static offset is measured between any PLL outputs with identical<br>3.<br>Values for this parameter are available in the Clocking Wizard.<br>4.<br>Includes global clock buffer.<br>5.<br>Calculated as FVCO/128 assuming output duty cycle is 50%.||they are usually far below the loop filter frequencies.<br>phase.||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

38 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **Device Pin-to-Pin Output Parameter Guidelines** 

The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values. 

_Table 39:_ **Global Clock Input to Output Delay Without MMCM (Near Clock Region)** 

|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the<br>device. The actual pin-to-pin values will vary if the root placement selected is diferent. Consult the Vivado<br>Design Suite tming report for the actual pin-to-pin values.|
|---|---|---|---|---|---|---|
|_Table 39:_**Global Clock Input to Output Delay Without MMCM (Near Clock Region)**|||||||
|**Symbol**|**Description1**|**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|**SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate,****_without_ MMCM**|||||||
|TICKOF|Global clock input and output flip-flop_without_<br>MMCM (near clock region)|XCAU7P|4.82|5.22|6.61|ns|
|||XCAU10P|4.92|5.31|6.61|ns|
|||XCAU15P|4.92|5.31|6.61|ns|
|||XCAU20P|5.09|5.48|6.84|ns|
|||XCAU25P|5.09|5.48|6.84|ns|
|||XAAU7P|N/A|5.22|6.61|ns|
|||XAAU10P|N/A|5.31|N/A|ns|
|||XAAU15P|N/A|5.31|N/A|ns|
|**Notes:**<br>1.<br>This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all<br>accessible I/O and CLB flip-flops are clocked by the global clock net.|||||||



_Table 40:_ **Global Clock Input to Output Delay Without MMCM (Far Clock Region)** 

|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|_Table 40:_**Global Clock Input to Output Delay Without MMCM (Far Clock Region)**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description1**|**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|**SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate,****_without_ MMCM**|||||||
|TICKOF_FAR|Global clock input and output flip-flop_without_<br>MMCM (far clock region)|XCAU7P|5.03|5.44|6.92|ns|
|||XCAU10P|5.13|5.53|6.91|ns|
|||XCAU15P|5.13|5.53|6.91|ns|
|||XCAU20P|5.30|5.70|7.14|ns|
|||XCAU25P|5.30|5.70|7.14|ns|
|||XAAU7P|N/A|5.44|6.92|ns|
|||XAAU10P|N/A|5.53|N/A|ns|
|||XAAU15P|N/A|5.53|N/A|ns|
|**Notes:**<br>1.<br>This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all<br>accessible I/O and CLB flip-flops are clocked by the global clock net.|||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

39 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 41:_ **Global Clock Input to Output Delay With MMCM** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 41:_**Global Clock Input to Output Delay With MMCM**|||||||
|**Symbol**|**Description1, 2**|**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||||**0.85V**||**0.72V**||
||||**-2**|**-1**|**-1**||
|**SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate,****_with_ MMCM**|||||||
|TICKOFMMCMCC|Global clock input and output flip-flop_with_<br>MMCM|XCAU7P|2.66|2.91|3.66|ns|
|||XCAU10P|2.09|2.30|2.88|ns|
|||XCAU15P|2.09|2.30|2.88|ns|
|||XCAU20P|1.98|2.17|2.74|ns|
|||XCAU25P|1.98|2.17|2.74|ns|
|||XAAU7P|N/A|2.91|3.66|ns|
|||XAAU10P|N/A|2.30|N/A|ns|
|||XAAU15P|N/A|2.30|N/A|ns|
|**Notes:**<br>1.<br>This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all<br>accessible I/O and CLB flip-flops are clocked by the global clock net.<br>2.<br>MMCM output jitter is already included in the timing calculation.|||||||



_Table 42:_ **Source Synchronous Output Characteristics (Component Mode)** 

|_Table 42:_**Source Synchronous Output Characteristics (Component Mode)**|_Table 42:_**Source Synchronous Output Characteristics (Component Mode)**|_Table 42:_**Source Synchronous Output Characteristics (Component Mode)**|_Table 42:_**Source Synchronous Output Characteristics (Component Mode)**|_Table 42:_**Source Synchronous Output Characteristics (Component Mode)**|
|---|---|---|---|---|
|**Description**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
||**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**||
|TOUTPUT_LOGIC_DELAY_VARIATION1|80|||ps|
|**Notes:**<br>1.<br>Delay mismatch across a transmit bus when using component mode output logic (ODDRE1, OSERDESE3) within a bank.|||||



## **Device Pin-to-Pin Input Parameter Guidelines** 

The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

40 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 43:_ **Global Clock Input Setup and Hold With 3.3V HD I/O Without MMCM** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|
|_Table 43:_**Global Clock Input Setup and Hold With 3.3V HD I/O Without MMCM**||||||||
|**Symbol**|**Description**||**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
|||||**0.85V**||**0.72V**||
|||||**-2**|**-1**|**-1**||
|**Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard.1, 2, 3**||||||||
|TPSFD_AU7P|Global clock input and input<br>flip-flop (or latch)_without_<br>MMCM|Setup|XCAU7P|2.21|2.27|3.75|ns|
|TPHFD_AU7P||Hold||–0.30|–0.30|–0.96|ns|
|TPSFD_AU10P||Setup|XCAU10P|2.07|2.14|3.50|ns|
|TPHFD_AU10P||Hold||–0.23|–0.23|–0.87|ns|
|TPSFD_AU15P||Setup|XCAU15P|2.07|2.14|3.50|ns|
|TPHFD_AU15P||Hold||–0.23|–0.23|–0.87|ns|
|TPSFD_AU20P||Setup|XCAU20P|2.28|2.38|3.83|ns|
|TPHFD_AU20P||Hold||–0.36|–0.36|–1.04|ns|
|TPSFD_AU25P||Setup|XCAU25P|2.28|2.38|3.83|ns|
|TPHFD_AU25P||Hold||–0.36|–0.36|–1.04|ns|
|TPSFD_XAAU7P||Setup|XAAU7P|N/A|2.27|3.75|ns|
|TPHFD_XAAU7P||Hold||N/A|–0.30|–0.96|ns|
|TPSFD_XAAU10P||Setup|XAAU10P|N/A|2.14|N/A|ns|
|TPHFD_XAAU10P||Hold||N/A|–0.23|N/A|ns|
|TPSFD_XAAU15P||Setup|XAAU15P|N/A|2.14|N/A|ns|
|TPHFD_XAAU15P||Hold||N/A|–0.23|N/A|ns|
|**Notes:**<br>1.<br>Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the<br>global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the<br>global clock input signal using the fastest process, fastest temperature, and fastest voltage.<br>2.<br>This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all<br>accessible I/O and CLB flip-flops are clocked by the global clock net.<br>3.<br>Use IBIS to determine any duty-cycle distortion incurred using various standards.||||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

41 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 44:_ **Global Clock Input Setup and Hold With MMCM** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|
|_Table 44:_**Global Clock Input Setup and Hold With MMCM**||||||||
|**Symbol**|**Description**||**Device**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
|||||**0.85V**||**0.72V**||
|||||**-2**|**-1**|**-1**||
|**Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard.1, 2, 3**||||||||
|TPSMMCMCC_AU7P|Global clock input and input<br>flip-flop (or latch) with MMCM|Setup|XCAU7P|1.30|1.37|1.37|ns|
|TPHMMCMCC_AU7P||Hold||–0.17|–0.17|–0.14|ns|
|TPSMMCMCC_AU10P||Setup|XCAU10P|1.82|1.95|1.95|ns|
|TPHMMCMCC_AU10P||Hold||–0.21|–0.21|–0.26|ns|
|TPSMMCMCC_AU15P||Setup|XCAU15P|1.82|1.95|1.95|ns|
|TPHMMCMCC_AU15P||Hold||–0.21|–0.21|–0.26|ns|
|TPSMMCMCC_AU20P||Setup|XCAU20P|2.04|2.16|2.16|ns|
|TPHMMCMCC_AU20P||Hold||–0.17|–0.17|–0.23|ns|
|TPSMMCMCC_AU25P||Setup|XCAU25P|2.04|2.16|2.16|ns|
|TPHMMCMCC_AU25P||Hold||–0.17|–0.17|–0.23|ns|
|TPSMMCMCC_XAAU7P||Setup|XAAU7P|N/A|1.37|1.37|ns|
|TPHMMCMCC_XAAU7P||Hold||N/A|–0.17|–0.14|ns|
|TPSMMCMCC_XAAU10P||Setup|XAAU10P|N/A|1.95|N/A|ns|
|TPHMMCMCC_XAAU10P||Hold||N/A|–0.21|N/A|ns|
|TPSMMCMCC_XAAU15P||Setup|XAAU15P|N/A|1.95|N/A|ns|
|TPHMMCMCC_XAAU15P||Hold||N/A|–0.21|N/A|ns|
|**Notes:**<br>1.<br>Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the<br>global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the<br>global clock input signal using the fastest process, fastest temperature, and fastest voltage.<br>2.<br>This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all<br>accessible I/O and CLB flip-flops are clocked by the global clock net.<br>3.<br>Use IBIS to determine any duty-cycle distortion incurred using various standards.||||||||



_Table 45:_ **Sampling Window** 

|_Table 45:_**Sampling Window**|_Table 45:_**Sampling Window**|_Table 45:_**Sampling Window**|_Table 45:_**Sampling Window**|_Table 45:_**Sampling Window**|
|---|---|---|---|---|
|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
||**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**||
|TSAMP_BUFG1|610|610|610|ps|
|TSAMP_NATIVE_DPA2|100|125|150|ps|
|TSAMP_NATIVE_BISC3|60|85|110|ps|
|**Notes:**<br>1.<br>This parameter indicates the total sampling error of the Artix UltraScale+ FPGA DDR input registers, measured across voltage,<br>temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation.<br>These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These<br>measurements do not include package or clock tree skew.<br>2.<br>This parameter is the receive sampling error for RX_BITSLICE when using dynamic phase alignment.<br>3.<br>This parameter is the receive sampling error for RX_BITSLICE when using built-in self-calibration (BISC).|||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

42 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 46:_ **Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)** 

|_Table 46:_**Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)**|_Table 46:_**Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)**|_Table 46:_**Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)**|_Table 46:_**Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)**|_Table 46:_**Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)**|
|---|---|---|---|---|
|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
||**0.85V**||**0.72V**||
||**-2**|**-1**|**-1**||
|TINPUT_LOGIC_UNCERTAINTY1|40|||ps|
|TCAL_ERROR2|24|||ps|
|**Notes:**<br>1.<br>Input_logic_uncertainty accounts for the setup/hold and any pattern dependent jitter for the input logic (input register, IDDRE1, or<br>ISERDESE3).<br>2.<br>Calibration error associated with quantization effects based on the IDELAY resolution. Calibration must be performed for each input pin<br>to ensure optimal performance.|||||



## **Package Parameter Guidelines** 

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows. 

_Table 47:_ **Package Skew** 

|The parameters in this secton provide the necessary values for calculatng tming budgets for clock transmiter<br>and receiver data-valid windows.|The parameters in this secton provide the necessary values for calculatng tming budgets for clock transmiter<br>and receiver data-valid windows.|The parameters in this secton provide the necessary values for calculatng tming budgets for clock transmiter<br>and receiver data-valid windows.|The parameters in this secton provide the necessary values for calculatng tming budgets for clock transmiter<br>and receiver data-valid windows.|The parameters in this secton provide the necessary values for calculatng tming budgets for clock transmiter<br>and receiver data-valid windows.|The parameters in this secton provide the necessary values for calculatng tming budgets for clock transmiter<br>and receiver data-valid windows.|
|---|---|---|---|---|---|
|_Table 47:_**Package Skew**||||||
|**Symbol**|**Description**|**Device**|**Package**|**Value**|**Units**|
|PKGSKEW|Package Skew1,2|XCAU7P|FCVA289|43|ps|
||||SBVC484|86|ps|
|||XCAU10P|UBVA368|59|ps|
||||SBVB484|87|ps|
||||FFVB676|81|ps|
|||XCAU15P|UBVA368|59|ps|
||||SBVB484|87|ps|
||||FFVB676|81|ps|
|||XCAU20P|FFVB676|69|ps|
||||SFVB784|75|ps|
|||XCAU25P|FFVB676|69|ps|
||||SFVB784|75|ps|
|||XAAU7P|FCVA289|43|ps|
||||SBVC484|86|ps|
|||XAAU10P|SBVB484|87|ps|
||||FFVB676|81|ps|
|||XAAU15P|SBVB484|87|ps|
||||FFVB676|81|ps|
|**Notes:**<br>1.<br>These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from<br>die pad to ball.<br>2.<br>Package delay information is available for these device/package combinations. This information can be used to deskew the package.||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

43 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **GTH Transceiver Specifications** 

The _UltraScale Architecture and Product Data Sheet: Overview_ (DS890) lists the Artix UltraScale+ FPGAs that include the GTH transceivers. 

## **GTH Transceiver DC Input and Output Levels** 

The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs. Consult the _UltraScale Architecture GTH Transceivers User Guide_ (UG576) for further details. 

_Table 48:_ **GTH Transceiver DC Specifications** 

|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|The following table summarizes the DC specifications of the GTH transceivers in Artix UltraScale+ FPGAs.<br>Consult the_UltraScale Architecture GTH Transceivers User Guide_(UG576) for further details.UG576) for further details.) for further details.|
|---|---|---|---|---|---|---|
|_Table 48:_**GTH Transceiver DC Specifications**|||||||
|**Symbol**<br>~~es~~|**DC Parameter**<br>~~es~~|**Conditions**<br>~~es~~|**Min**<br>~~es~~|**Typ**<br>~~es~~|**Max**<br>~~es~~|**Units**<br>~~es~~|
|DVPPIN<br>~~a~~|Differential peak-to-peak input voltage<br>(external AC coupled)<br>~~a~~|>10.3125 Gb/s<br>~~es~~|150<br>~~es~~<br>On<br>es|–<br>~~es~~|1250<br>~~es~~|mV<br>~~es~~|
|||6.6 Gb/s to 10.3125 Gb/s<br>~~ee~~|150<br>On<br>~~ee~~<br>es|–<br>~~ee~~|1250<br>~~ee~~|mV<br>~~ee~~|
|||≤ 6.6 Gb/s<br>~~a~~|150<br>es<br>~~a~~|–<br>~~a~~|2000<br>~~a~~|mV<br>~~a~~|
|VIN<br>~~a~~|Single-ended input voltage. Voltage<br>measured at the pin referenced to<br>GND<br>~~a~~|DC coupled VMGTAVTT= 1.2V<br>~~a~~|–400<br>~~a~~|–<br>~~a~~|VMGTAVTT<br>~~a~~|mV<br>~~a~~|
|VCMIN|Common mode input voltage|DC coupled VMGTAVTT= 1.2V|–|2/3 VMGTAVTT|–|mV|
|DVPPOUT<br>~~a~~|Differential peak-to-peak output<br>voltage1<br>~~a~~|Transmitter output swing is set to<br>11111<br>~~a~~|800<br>~~a~~|–<br>~~a~~|–<br>~~a~~|mV<br>~~a~~|
|VCMOUTDC|Common mode output voltage: DC<br>coupled (equation based)|When remote RX is terminated to<br>GND|VMGTAVTT/2 – DVPPOUT/4|||mV|
|||When remote RX termination is<br>floating|VMGTAVTT– DVPPOUT/2|||mV|
|||When remote RX is terminated to<br>VRX_TERM2||||mV|
|VCMOUTAC<br>~~a~~|Common mode output voltage: AC coupled (equation based)<br>~~a~~<br>~~QO~~||VMGTAVTT– DVPPOUT/2<br>~~a~~<br>~~QO~~|||mV<br>~~a~~<br>~~QO~~|
|RIN<br>a|Differential input resistance||–|100<br>I|–|Ω|
|ROUT<br>a<br>a|Differential output resistance<br>~~GO~~||–<br>~~GO~~|100<br>~~GO~~<br>I<br>I|–<br>~~GO~~|Ω<br>~~GO~~|
|TOSKEW<br>~~I~~<br>a|Transmitter output pair (TXP and TXN) intra-pair skew (all packages)<br>~~I~~||–<br>~~I~~|–<br>I<br>~~I~~<br>I|10<br>~~I~~|ps<br>~~I~~|
|CEXT<br>a|Recommended external AC coupling capacitor3||–|100<br>I|–|nF|
|**Notes:**<br>1.<br>The output swing and pre-emphasis levels are programmable using the attributes discussed in the_UltraScale Architecture GTH_<br>_Transceivers User Guide_(UG576), and can result in values lower than reported in this table.<br>2.<br>VRX_TERMis the remote RX termination voltage.<br>3.<br>Other values can be used as appropriate to conform to specific protocols and standards.|||||||



2. VRX_TERM is the remote RX termination voltage. 

3. Other values can be used as appropriate to conform to specific protocols and standards. 

## _Figure 3:_ **Single-Ended Peak-to-Peak Voltage** 

**==> picture [487 x 57] intentionally omitted <==**

**----- Start of picture text -----**<br>
+V P<br>Single-Ended<br>Peak-to-Peak<br>N Voltage<br>0<br>**----- End of picture text -----**<br>


X16653-072117 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

44 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Figure 4:_ **Differential Peak-to-Peak Voltage** 

**==> picture [389 x 89] intentionally omitted <==**

**----- Start of picture text -----**<br>
+V<br>Differential<br>0 Peak-to-Peak<br>Voltage<br>–V P–N<br>Differential peak-to-peak voltage = (Single-ended peak-to-peak voltage) x 2<br>X16639-072117<br>**----- End of picture text -----**<br>


Table 49 and Table 50 summarize the DC specifications of the GTH transceivers input and output clocks in Artix UltraScale+ FPGAs. Consult the _UltraScale Architecture GTH Transceivers User Guide_ (UG576) for further details. 

_Table 49:_ **GTH Transceiver Clock Input Level Specification** 

|_Table 49:_**GTH Transceiver Clock Input Level Specification**|_Table 49:_**GTH Transceiver Clock Input Level Specification**|_Table 49:_**GTH Transceiver Clock Input Level Specification**|_Table 49:_**GTH Transceiver Clock Input Level Specification**|_Table 49:_**GTH Transceiver Clock Input Level Specification**|_Table 49:_**GTH Transceiver Clock Input Level Specification**|
|---|---|---|---|---|---|
|**Symbol**|**DC Parameter**|**Min**|**Typ**|**Max**|**Units**|
|VIDIFF|Differential peak-to-peak input voltage|250|–|2000|mV|
|RIN|Differential input resistance|–|100|–|Ω|
|CEXT|Required external AC coupling capacitor|–|10|–|nF|



## _Table 50:_ **GTH Transceiver Clock Output Level Specification** 

|_Table 50:_**GTH Transceiver Clock Output Level Specification**|_Table 50:_**GTH Transceiver Clock Output Level Specification**|_Table 50:_**GTH Transceiver Clock Output Level Specification**|_Table 50:_**GTH Transceiver Clock Output Level Specification**|_Table 50:_**GTH Transceiver Clock Output Level Specification**|_Table 50:_**GTH Transceiver Clock Output Level Specification**|_Table 50:_**GTH Transceiver Clock Output Level Specification**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Conditions**|**Min**|**Typ**|**Max**|**Units**|
|VOL|Output Low voltage for P and N|RT= 100Ω across P and N signals|100|–|330|mV|
|VOH|Output High voltage for P and N|RT= 100Ω across P and N signals|500|–|700|mV|
|VDDOUT|Differential output voltage (P–N),<br>P  =  High (N–P), N = High|RT= 100Ω across P and N signals|300|–|430|mV|
|VCMOUT|Common mode voltage|RT= 100Ω across P and N signals|300|–|500|mV|



## **GTH Transceiver Switching Characteristics** 

Consult the _UltraScale Architecture GTH Transceivers User Guide_ (UG576) for further information. 

_Table 51:_ **GTH Transceiver Performance** 

|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|_Table 51:_**GTH Transceiver Performance**|
|---|---|---|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Output Divider**|**Speed Grade and VCCINT Operating Voltages**||||||**Units**|
||||**0.85V**||||**0.72V**|||
||||**-2**||**-1**||**-1**|||
|FGTHMAX|GTH maximum line rate||16.3751||12.5||11.882||Gb/s|
|FGTHMIN|GTH minimum line rate||0.5||0.5||0.5||Gb/s|
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FGTHCRANGE|CPLL line rate range3|1|4|12.5|4|8.5|4|8.5|Gb/s|
|||2|2|6.25|2|4.25|2|4.25|Gb/s|
|||4|1|3.125|1|2.125|1|2.125|Gb/s|
|||8|0.5|1.5625|0.5|1.0625|0.5|1.0625|Gb/s|
|||16|N/A||||||Gb/s|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

45 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 51:_ **GTH Transceiver Performance** _(cont'd)_ 

|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|_Table 51:_**GTH Transceiver Performance**_(cont'd)_|
|---|---|---|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Output Divider**|**Speed Grade and VCCINT Operating Voltages**||||||**Units**|
||||**0.85V**||||**0.72V**|||
||||**-2**||**-1**||**-1**|||
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FGTHQRANGE1|QPLL0 line rate range4|1|9.8|16.375|9.8|12.5|9.8|11.882|Gb/s|
|||2|4.9|8.1875|4.9|8.15|4.9|8.15|Gb/s|
|||4|2.45|4.0938|2.45|4.075|2.45|4.075|Gb/s|
|||8|1.225|2.0469|1.225|2.0375|1.225|2.0375|Gb/s|
|||16|0.6125|1.0234|0.6125|1.0188|0.6125|1.0188|Gb/s|
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FGTHQRANGE2|QPLL1 line rate range5|1|8.0|13.0|8.0|12.5|8.0|11.882|Gb/s|
|||2|4.0|6.5|4.0|6.5|4.0|6.5|Gb/s|
|||4|2.0|3.25|2.0|3.25|2.0|3.25|Gb/s|
|||8|1.0|1.625|1.0|1.625|1.0|1.625|Gb/s|
|||16|0.5|0.8125|0.5|0.8125|0.5|0.8125|Gb/s|
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FCPLLRANGE|CPLL frequency range||2|6.25|2|4.25|2|4.25|GHz|
|FQPLL0RANGE|QPLL0 frequency range||9.8|16.375|9.8|16.375|9.8|16.375|GHz|
|FQPLL1RANGE|QPLL1 frequency range||8|13|8|13|8|13|GHz|
|**Notes:**<br>1.<br>GTH transceiver line rates in the FCVA289, SFVB784, SBVB484, SBVC484, and UBVA368 packages support data rates up to 12.5 Gb/s.<br>2.<br>Vivado Design Suite 2023.1 or later is required for XCAU10P and XCAU15P designs in the -1L speed grade and VCCINT= 0.72V operating<br>voltage with GTH line rates > 10.3125 Gb/s.<br>3.<br>The values listed are the rounded results of the calculated equation (2 × CPLL_Frequency)/Output_Divider.<br>4.<br>The values listed are the rounded results of the calculated equation (QPLL0_Frequency)/Output_Divider.<br>5.<br>The values listed are the rounded results of the calculated equation (QPLL1_Frequency)/Output_Divider.||||||||||



## _Table 52:_ **GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics** 

|**Symbol**|**Description**|**All Speed Grades**|**Units**||
|---|---|---|---|---|
|FGTHDRPCLK|GTHDRPCLK maximum frequency|250|MHz||



_Table 53:_ **GTH Transceiver Reference Clock Switching Characteristics** 

|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|_Table 53:_**GTH Transceiver Reference Clock Switching Characteristics**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Conditions**|**All Speed Grades**|||**Units**<br>MHz|
||||**Min**|**Typ**|**Max**||
|FGCLK|Reference clock frequency range||60|–|820||
|TRCLK|Reference clock rise time|20% – 80%|–|200|–|ps|
|TFCLK|Reference clock fall time|80% – 20%|–|200|–|ps|
|TDCREF|Reference clock duty cycle|Transceiver PLL only|40|50|60|%|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

46 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 54:_ **GTH Transceiver Reference Clock Oscillator Selection Phase Noise Mask** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 54:_**GTH Transceiver Reference Clock Oscillator Selection Phase Noise Mask**|||||||
|**Symbol**|**Description**|**Offset**<br>**Frequency**|**Min**|**Typ**|**Max**|**Units**|
|QPLLREFCLKMASK1,2|QPLL0/QPLL1 reference clock select phase noise<br>mask at REFCLK frequency = 312.5 MHz|10 kHz|–|–|–105|dBc/Hz|
|||100 kHz|–|–|–124||
|||1 MHz|–|–|–130||
|CPLLREFCLKMASK1,2|CPLL reference clock select phase noise mask at<br>REFCLK frequency = 312.5 MHz|10 kHz|–|–|–105|dBc/Hz|
|||100 kHz|–|–|–124||
|||1 MHz|–|–|–130||
|||50 MHz|–|–|–140||
|**Notes:**<br>1.<br>For reference clock frequencies other than 312.5 MHz, adjust the phase-noise mask values by 20 × Log(N/312.5) where N is the new<br>reference clock frequency in MHz.<br>2.<br>This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol,<br>e.g., PCIe.|||||||



_Table 55:_ **GTH Transceiver PLL/Lock Time Adaptation** 

|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|_Table 55:_**GTH Transceiver PLL/Lock Time Adaptation**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Conditions**|**All Speed Grades**|||**Units**|
||||**Min**|**Typ**|**Max**||
|TLOCK|Initial PLL lock||–|–|1|ms|
|TDLOCK|Clock recovery phase acquisition and<br>adaptation time for decision feedback<br>equalizer (DFE)|After the PLL is locked to the<br>reference clock, this is the time<br>it takes to lock the clock data<br>recovery (CDR) to the data<br>present at the input.|–|50,000|37 x 106|UI|
||Clock recovery phase acquisition and<br>adaptation time for low-power mode (LPM)<br>when the DFE is disabled||–|50,000|2.3 x 106|UI|



## _Table 56:_ **GTH Transceiver User Clock Switching Characteristics** 

|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**|
|---|---|---|---|---|---|---|---|
|**Symbol**|**Description1**|**Data Width Conditions**<br>**(Bit)**||**Speed Grade and VCCINT**<br>**Operating Voltages**|||**Units**|
|||||**0.85V**||**0.72V**||
|||**Internal**<br>**Logic**|**Interconnect**<br>**Logic**|**-22**|**-13, 4**|**-14**||
|FTXOUTPMA|TXOUTCLK maximum frequency sourced from OUTCLKPMA|||511.719|390.625|322.266|MHz|
|FRXOUTPMA|RXOUTCLK maximum frequency sourced from OUTCLKPMA|||511.719|390.625|322.266|MHz|
|FTXOUTPROGDIV|TXOUTCLK maximum frequency sourced from TXPROGDIVCLK|||511.719|511.719|511.719|MHz|
|FRXOUTPROGDIV|RXOUTCLK maximum frequency sourced from RXPROGDIVCLK|||511.719|511.719|511.719|MHz|
|FTXIN|TXUSRCLK5maximum frequency|16|16, 32|511.719|390.625|371.25|MHz|
|||32|32, 64|511.719|390.625|371.25|MHz|
|||20|20, 40|409.375|312.500|297|MHz|
|||40|40, 80|409.375|312.500|297|MHz|
|FRXIN|RXUSRCLK5maximum frequency|16|16, 32|511.719|390.625|371.25|MHz|
|||32|32, 64|511.719|390.625|371.25|MHz|
|||20|20, 40|409.375|312.500|297|MHz|
|||40|40, 80|409.375|312.500|297|MHz|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

47 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 56:_ **GTH Transceiver User Clock Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|
|_Table 56:_**GTH Transceiver User Clock Switching Characteristics**_(cont'd)_||||||||
|**Symbol**|**Description1**|**Data Width Conditions**<br>**(Bit)**||**Speed Grade and VCCINT**<br>**Operating Voltages**|||**Units**|
|||||**0.85V**||**0.72V**||
|||**Internal**<br>**Logic**|**Interconnect**<br>**Logic**|**-22**|**-13, 4**|**-14**||
|FTXIN2|TXUSRCLK25maximum frequency|16|16|511.719|390.625|371.25|MHz|
|||16|32|255.859|195.313|185.625|MHz|
|||32|32|511.719|390.625|371.25|MHz|
|||32|64|255.859|195.313|185.625|MHz|
|||20|20|409.375|312.500|297|MHz|
|||20|40|204.688|156.250|148.5|MHz|
|||40|40|409.375|312.500|297|MHz|
|||40|80|204.688|156.250|148.5|MHz|
|FRXIN2|RXUSRCLK25maximum frequency|16|16|511.719|390.625|371.25|MHz|
|||16|32|255.859|195.313|185.625|MHz|
|||32|32|511.719|390.625|371.25|MHz|
|||32|64|255.859|195.313|185.625|MHz|
|||20|20|409.375|312.500|297|MHz|
|||20|40|204.688|156.250|148.5|MHz|
|||40|40|409.375|312.500|297|MHz|
|||40|80|204.688|156.250|148.5|MHz|
|**Notes:**<br>1.<br>Clocking must be implemented as described in_UltraScale Architecture GTH Transceivers User Guide_(UG576).<br>2.<br>For speed grades -2E and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.<br>3.<br>For speed grades -1E, -1I, and -1Q, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.<br>4.<br>For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when VCCINT= 0.85V or<br>5.15625 Gb/s when VCCINT= 0.72V.<br>5.<br>When the gearbox is used, these maximums refer to the XCLK. For more information, see the_UltraScale Architecture GTH Transceivers User_<br>_Guide_(UG576).||||||||



_Table 57:_ **GTH Transceiver Transmitter Switching Characteristics** 

|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|FGTHTX|Serial data rate range||0.500|–|FGTHMAX|Gb/s|
|TRTX|TX rise time|20%–80%|–|21|–|ps|
|TFTX|TX fall time|80%–20%|–|21|–|ps|
|TLLSKEW|TX lane-to-lane skew1||–|–|500.00|ps|
|TJ16.375|Total jitter2,4|16.375 Gb/s|–|–|0.28|UI|
|DJ16.375|Deterministic jitter2,4||–|–|0.17|UI|
|TJ15.0|Total jitter2,4|15.0 Gb/s|–|–|0.28|UI|
|DJ15.0|Deterministic jitter2,4||–|–|0.17|UI|
|TJ14.1|Total jitter2,4|14.1 Gb/s|–|–|0.28|UI|
|DJ14.1|Deterministic jitter2,4||–|–|0.17|UI|
|TJ14.1|Total jitter2,4|14.025 Gb/s|–|–|0.28|UI|
|DJ14.1|Deterministic jitter2,4||–|–|0.17|UI|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

48 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 57:_ **GTH Transceiver Transmitter Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**_(cont'd)_|||||||
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|TJ13.1|Total jitter2,4|13.1 Gb/s|–|–|0.28|UI|
|DJ13.1|Deterministic jitter2,4||–|–|0.17|UI|
|TJ12.5_QPLL|Total jitter2,4|12.5 Gb/s|–|–|0.28|UI|
|DJ12.5_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ12.5_CPLL|Total jitter3,4|12.5 Gb/s|–|–|0.33|UI|
|DJ12.5_CPLL|Deterministic jitter3,4||–|–|0.17|UI|
|TJ11.3_QPLL|Total jitter2,4|11.3 Gb/s|–|–|0.28|UI|
|DJ11.3_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ10.3125_QPLL|Total jitter2,4|10.3125 Gb/s|–|–|0.28|UI|
|DJ10.3125_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ10.3125_CPLL|Total jitter3,4|10.3125 Gb/s|–|–|0.33|UI|
|DJ10.3125_CPLL|Deterministic jitter3,4||–|–|0.17|UI|
|TJ9.953_QPLL|Total jitter2,4|9.953 Gb/s|–|–|0.28|UI|
|DJ9.953_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ9.953_CPLL|Total jitter3,4|9.953 Gb/s|–|–|0.33|UI|
|DJ9.953_CPLL|Deterministic jitter3,4||–|–|0.17|UI|
|TJ8.0|Total jitter3,4|8.0 Gb/s|–|–|0.32|UI|
|DJ8.0|Deterministic jitter3,4||–|–|0.17|UI|
|TJ6.6|Total jitter3,4|6.6 Gb/s|–|–|0.30|UI|
|DJ6.6|Deterministic jitter3,4||–|–|0.15|UI|
|TJ5.0|Total jitter3,4|5.0 Gb/s|–|–|0.30|UI|
|DJ5.0|Deterministic jitter3,4||–|–|0.15|UI|
|TJ4.25|Total jitter3,4|4.25 Gb/s|–|–|0.30|UI|
|DJ4.25|Deterministic jitter3,4||–|–|0.15|UI|
|TJ4.0|Total jitter3,4|4.0 Gb/s|–|–|0.32|UI|
|DJ4.0|Deterministic jitter3,4||–|–|0.16|UI|
|TJ3.20|Total jitter3,4|3.20 Gb/s5|–|–|0.20|UI|
|DJ3.20|Deterministic jitter3,4||–|–|0.10|UI|
|TJ2.5|Total jitter3,4|2.5 Gb/s6|–|–|0.20|UI|
|DJ2.5|Deterministic jitter3,4||–|–|0.10|UI|
|TJ1.25|Total jitter3,4|1.25 Gb/s7|–|–|0.15|UI|
|DJ1.25|Deterministic jitter3,4||–|–|0.06|UI|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

49 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 57:_ **GTH Transceiver Transmitter Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 57:_**GTH Transceiver Transmitter Switching Characteristics**_(cont'd)_|||||||
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|TJ500|Total jitter3,4|500 Mb/s8|–|–|0.10|UI|
|DJ500|Deterministic jitter3,4||–|–|0.03|UI|
|**Notes:**<br>1.<br>Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTH Quad) at<br>the maximum line rate.<br>2.<br>Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.<br>3.<br>Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.<br>4.<br>All jitter values are based on a bit-error ratio of 10–12.<br>5.<br>CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.<br>6.<br>CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.<br>7.<br>CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.<br>8.<br>CPLL frequency at 2.0 GHz and TXOUT_DIV = 8.|||||||



_Table 58:_ **GTH Transceiver Receiver Switching Characteristics** 

|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|FGTHRX|Serial data rate||0.500|–|FGTHMAX|Gb/s|
|RXSST|Receiver spread-spectrum tracking1|Modulated at 33 kHz|–5000|–|0|ppm|
|RXRL|Run length (CID)||–|–|256|UI|
|RXPPMTOL|Data/REFCLK PPM offset tolerance|Bit rates ≤ 6.6 Gb/s|–1250|–|1250|ppm|
|||Bit rates > 6.6 Gb/s and<br>≤ 8.0 Gb/s|–700|–|700|ppm|
|||Bit rates > 8.0 Gb/s|–200|–|200|ppm|
|**SJ Jitter Tolerance2**|||||||
|JT_SJ16.375|Sinusoidal jitter (QPLL)3|16.375 Gb/s|0.30|–|–|UI|
|JT_SJ15.0|Sinusoidal jitter (QPLL)3|15.0 Gb/s|0.30|–|–|UI|
|JT_SJ14.1|Sinusoidal jitter (QPLL)3|14.1 Gb/s|0.30|–|–|UI|
|JT_SJ13.1|Sinusoidal jitter (QPLL)3|13.1 Gb/s|0.30|–|–|UI|
|JT_SJ12.5|Sinusoidal jitter (QPLL)3|12.5 Gb/s|0.30|–|–|UI|
|JT_SJ11.3|Sinusoidal jitter (QPLL)3|11.3 Gb/s|0.30|–|–|UI|
|JT_SJ10.32_QPLL|Sinusoidal jitter (QPLL)3|10.32 Gb/s|0.30|–|–|UI|
|JT_SJ10.32_CPLL|Sinusoidal jitter (CPLL)3|10.32 Gb/s|0.30|–|–|UI|
|JT_SJ9.953_QPLL|Sinusoidal jitter (QPLL)3|9.953 Gb/s|0.30|–|–|UI|
|JT_SJ9.953_CPLL|Sinusoidal jitter (CPLL)3|9.953 Gb/s|0.30|–|–|UI|
|JT_SJ8.0|Sinusoidal jitter (QPLL)3|8.0 Gb/s|0.42|–|–|UI|
|JT_SJ6.6_CPLL|Sinusoidal jitter (CPLL)3|6.6 Gb/s|0.44|–|–|UI|
|JT_SJ5.0|Sinusoidal jitter (CPLL)3|5.0 Gb/s|0.44|–|–|UI|
|JT_SJ4.25|Sinusoidal jitter (CPLL)3|4.25 Gb/s|0.44|–|–|UI|
|JT_SJ3.2|Sinusoidal jitter (CPLL)3|3.2 Gb/s4|0.45|–|–|UI|
|JT_SJ2.5|Sinusoidal jitter (CPLL)3|2.5 Gb/s5|0.30|–|–|UI|
|JT_SJ1.25|Sinusoidal jitter (CPLL)3|1.25 Gb/s6|0.30|–|–|UI|
|JT_SJ500|Sinusoidal jitter (CPLL)3|500 Mb/s7|0.30|–|–|UI|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

50 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 58:_ **GTH Transceiver Receiver Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 58:_**GTH Transceiver Receiver Switching Characteristics**_(cont'd)_|||||||
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|**SJ Jitter Tolerance with Stressed Eye2**|||||||
|JT_TJSE3.2|Total jitter with stressed eye8|3.2 Gb/s|0.70|–|–|UI|
|JT_TJSE6.6||6.6 Gb/s|0.70|–|–|UI|
|JT_SJSE3.2|Sinusoidal jitter with stressed eye8|3.2 Gb/s|0.10|–|–|UI|
|JT_SJSE6.6||6.6 Gb/s|0.10|–|–|UI|
|**Notes:**<br>1.<br>Using RXOUT_DIV = 1, 2, and 4.<br>2.<br>All jitter values are based on a bit error ratio of 10–12.<br>3.<br>The frequency of the injected sinusoidal jitter is 80 MHz.<br>4.<br>CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.<br>5.<br>CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.<br>6.<br>CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.<br>7.<br>CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.<br>8.<br>Composite jitter with RX equalizer enabled. DFE disabled.|||||||



## **GTH Transceiver Electrical Compliance** 

The _UltraScale Architecture GTH Transceivers User Guide_ (UG576) contains recommended use modes that ensure compliance for the protocols listed in the following table. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics. 

_Table 59:_ **GTH Transceiver Protocol List** 

|The_UltraScale Architecture GTH Transceivers User Guide_(UG576) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|The_UltraScale Architecture GTH Transceivers User Guide_(UG576) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|The_UltraScale Architecture GTH Transceivers User Guide_(UG576) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|The_UltraScale Architecture GTH Transceivers User Guide_(UG576) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|
|---|---|---|---|
|_Table 59:_**GTH Transceiver Protocol List**||||
|**Protocol**|**Specification**|**Serial Rate (Gb/s)**|**Electrical**<br>**Compliance**|
|CAUI-10|IEEE 802.3-2012|10.3125|Compliant|
|nPPI|IEEE 802.3-2012|10.3125|Compliant|
|10GBASE-KR1|IEEE 802.3-2012|10.3125|Compliant|
|40GBASE-KR|IEEE 802.3-2012|10.3125|Compliant|
|SFP+|SFF-8431 (SR and LR)|9.95328–11.10|Compliant|
|XFP|INF-8077i, revision 4.5|10.3125|Compliant|
|RXAUI|CEI-6G-SR|6.25|Compliant|
|XAUI|IEEE 802.3-2012|3.125|Compliant|
|1000BASE-X|IEEE 802.3-2012|1.25|Compliant|
|5.0G Ethernet|IEEE 802.3bx (PAR)|5|Compliant|
|2.5G Ethernet|IEEE 802.3bx (PAR)|2.5|Compliant|
|HiGig, HiGig+, HiGig2|IEEE 802.3-2012|3.74, 6.6|Compliant|
|OTU2|ITU G.8251|10.709225|Compliant|
|OTU4 (OTL4.10)|OIF-CEI-11G-SR|11.180997|Compliant|
|OC-3/12/48/192|GR-253-CORE|0.1555–9.956|Compliant|
|TFI-5|OIF-TFI5-0.1.0|2.488|Compliant|
|Interlaken|OIF-CEI-6G, OIF-CEI-11G-SR|4.25–12.5|Compliant|
|PCIe Gen1, 2, 3, 42|PCI Express base 4.0|2.5, 5.0, 8.0, and 16.0|Compliant|
|SDI3|SMPTE 424M-2006|0.27–2.97|Compliant|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

51 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 59:_ **GTH Transceiver Protocol List** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|
|_Table 59:_**GTH Transceiver Protocol List**_(cont'd)_||||
|**Protocol**|**Specification**|**Serial Rate (Gb/s)**|**Electrical**<br>**Compliance**|
|UHD-SDI3|SMPTE ST-2081 6G, SMPTE ST-2082 12G|6 and 12|Compliant|
|Hybrid memory cube (HMC)|HMC-15G-SR|10, 12.5, and 15.0|Compliant|
|MoSys Bandwidth Engine|CEI-11-SR and CEI-11-SR (overclocked)|10.3125, 15.5|Compliant|
|CPRI|CPRI_v_6_1_2014-07-01|0.6144–12.165|Compliant|
|HDMI3|HDMI 2.0|All|Compliant|
|Passive optical network (PON)|10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-<br>PON|0.155–10.3125|Compliant|
|JESD204a/b|OIF-CEI-6G, OIF-CEI-11G|3.125–12.5|Compliant|
|Serial RapidIO|RapidIO specification 3.1|1.25–10.3125|Compliant|
|DisplayPort3|DP 1.2B CTS|1.62–5.4|Compliant|
|Fibre channel|FC-PI-4|1.0625–14.025|Compliant|
|SATA Gen1, 2, 3|Serial ATA revision 3.0 specification|1.5, 3.0, and 6.0|Compliant|
|SAS Gen1, 2, 3|T10/BSR INCITS 519|3.0, 6.0, and 12.0|Compliant|
|SFI-5|OIF-SFI5-01.0|0.625–12.5|Compliant|
|Aurora|CEI-6G, CEI-11G-LR|up to 11.180997|Compliant|
|**Notes:**<br>1.<br>The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.<br>2.<br>For PCIe operating modes supported in each device package including PCIe Gen4 compatibility mode refer to_UltraScale+ Devices_<br>_Integrated Block for PCI Express LogiCORE IP Product Guide_(PG213).<br>3.<br>This protocol requires external circuitry to achieve compliance.||||



## **GTY Transceiver Specifications** 

The _UltraScale Architecture and Product Data Sheet: Overview_ (DS890) lists the Artix UltraScale+ FPGAs that include the GTY transceivers. 

## **GTY Transceiver DC Input and Output Levels** 

Table 60 summarizes the DC specifications of the GTY transceivers in Artix UltraScale+ FPGAs. Consult the _UltraScale Architecture GTY Transceivers User Guide_ (UG578) for further details. 

_Table 60:_ **GTY Transceiver DC Specifications** 

|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|Table 60summarizes the DC specifcatons of the GTY transceivers in Artx UltraScale+ FPGAs. Consult the<br>_UltraScale Architecture GTY Transceivers User Guide_(UG578) for further details.|
|---|---|---|---|---|---|---|
|_Table 60:_**GTY Transceiver DC Specifications**|||||||
|**Symbol**|**DC Parameter**|**Conditions**|**Min**|**Typ**|**Max**|**Units**|
|DVPPIN|Differential peak-to-peak input voltage<br>(external AC coupled)|>10.3125 Gb/s|150|–|1250|mV|
|||6.6 Gb/s to 10.3125 Gb/s|150|–|1250|mV|
|||≤ 6.6 Gb/s|150|–|2000|mV|
|VIN|Single-ended input voltage. Voltage<br>measured at the pin referenced to<br>GND.|DC coupled VMGTAVTT= 1.2V|–400|–|VMGTAVTT|mV|
|VCMIN|Common mode input voltage|DC coupled VMGTAVTT= 1.2V|–|2/3 VMGTAVTT|–|mV|
|DVPPOUT|Differential peak-to-peak output<br>voltage1|Transmitter output swing is set<br>to11111|800|–|–|mV|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

52 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 60:_ **GTY Transceiver DC Specifications** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics<br>AMDg¢l\|
|---|---|---|---|---|---|---|
|_Table 60:_**GTY Transceiver DC Specifications**_(cont'd)_<br>~~eees~~<br>~~Ce GsGn~~GR|||||||
|**Symbol**<br>~~ee~~|**DC Parameter**<br>~~es~~|**Conditions**<br>~~es~~<br>~~Ce Gs~~|**Min**<br>~~es~~<br>~~Gs~~|**Typ**<br>~~es~~<br>~~Gn~~|**Max**<br>~~es~~<br>GR|**Units**<br>~~es~~|
|VCMOUTDC<br>~~ee~~|Common mode output voltage: DC<br>coupled (equation based)<br>~~es~~|When remote RX is terminated to<br>GND<br>~~es~~<br>~~Ce Gs~~<br>~~a~~<br>|VMGTAVTT/2 – DVPPOUT/4<br>~~es~~<br>~~GsGn ~~GR<br>e~~ee~~<br>|||mV<br>~~es~~<br>~~ee~~<br>~~—~~|
|||When remote RX termination is<br>floating<br>~~a~~<br>~~=~~|VMGTAVTT– DVPPOUT/2<br>e~~ee~~<br>~~=~~|||mV<br>~~ee~~<br>~~=—~~|
|||When remote RX is terminated to<br>VRX_TERM2<br>~~=~~|~~=~~|||mV<br>~~=—~~|
|VCMOUTAC<br>~~eee~~|Common mode output voltage: AC<br>coupled<br>~~eee~~|Equation based<br><br>~~eee~~|VMGTAVTT– DVPPOUT/2<br><br>~~eee~~<br>Gs<br>nnyEs|||mV<br>~~—~~<br>~~eee~~|
|RIN<br>~~i~~|Differential input resistance<br>~~i~~||–<br>~~i~~<br>Gs|100<br>~~i~~<br>nny|–<br>~~i~~<br>Es|Ω<br>~~i~~|
|ROUT<br>~~Pee~~|Differential output resistance<br>~~Pee~~||–<br>Gs<br>~~Pee~~|100<br>nny <br>~~Pee~~|–<br> Es<br>~~Pee~~|Ω<br>~~Pee~~|
|TOSKEW<br>~~Pe~~|Transmitter output pair (TXP and TXN) intra-pair skew<br>~~Pe~~||–<br>~~Pe~~<br>Gs|–<br>~~Pe~~<br>ens|10<br>~~Pe~~<br>Os|ps<br>~~Pe~~<br>GO|
|CEXT<br>~~en~~|Recommended external AC coupling capacitor3<br>~~en~~||–<br>~~en~~<br>Gs|100<br>~~en~~<br>ens|–<br>~~en~~<br>Os|nF<br>~~en~~<br>GO|
|**Notes:**<br>1.<br>The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes discussed in the_UltraScale Architecture_<br>_GTY Transceivers User Guide_(UG578) and can result in values lower than reported in this table.<br>2.<br>VRX_TERMis the remote RX termination voltage.<br>3.<br>Other values can be used as appropriate to conform to specific protocols and standards.<br>Gs<br>ens Os GO|||||||



1. The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes discussed in the _UltraScale Architecture GTY Transceivers User Guide_ (UG578) and can result in values lower than reported in this table. 

2. VRX_TERM is the remote RX termination voltage. 

3. Other values can be used as appropriate to conform to specific protocols and standards. 

## _Figure 5:_ **Single-Ended Peak-to-Peak Voltage** 

**==> picture [491 x 79] intentionally omitted <==**

**----- Start of picture text -----**<br>
+V P<br>Single-Ended<br>Peak-to-Peak<br>N Voltage<br>0<br>X16653-072117<br>**----- End of picture text -----**<br>


_Figure 6:_ **Differential Peak-to-Peak Voltage** 

**==> picture [389 x 88] intentionally omitted <==**

**----- Start of picture text -----**<br>
+V<br>fe<br>Differential<br>0 Peak-to-Peak<br>Voltage<br>a<br>–V P–N<br>Differential peak-to-peak voltage = (Single-ended peak-to-peak voltage) x 2<br>X16639-072117<br>**----- End of picture text -----**<br>


The following tables summarize the DC specifications of the clock input/output levels of the GTY transceivers in Artix UltraScale+ FPGAs. Consult the _UltraScale Architecture GTY Transceivers User Guide_ (UG578) for further details. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback Co) 

53 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 61:_ **GTY Transceiver Clock DC Input Level Specification** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 61:_**GTY Transceiver Clock DC Input Level Specification**||||||
|**Symbol**|**DC Parameter**|**Min**|**Typ**|**Max**|**Units**|
|VIDIFF|Differential peak-to-peak input voltage|250|–|2000|mV|
|RIN|Differential input resistance|–|100|–|Ω|
|CEXT|Required external AC coupling capacitor|–|10|–|nF|



## _Table 62:_ **GTY Transceiver Clock Output Level Specification** 

|_Table 62:_**GTY Transceiver Clock Output Level Specification**|_Table 62:_**GTY Transceiver Clock Output Level Specification**|_Table 62:_**GTY Transceiver Clock Output Level Specification**|_Table 62:_**GTY Transceiver Clock Output Level Specification**|_Table 62:_**GTY Transceiver Clock Output Level Specification**|_Table 62:_**GTY Transceiver Clock Output Level Specification**|_Table 62:_**GTY Transceiver Clock Output Level Specification**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Conditions**|**Min**|**Typ**|**Max**|**Units**|
|VOL|Output Low voltage for P and N|RT= 100Ω across P and N signals|100|–|330|mV|
|VOH|Output High voltage for P and N|RT= 100Ω across P and N signals|500|–|700|mV|
|VDDOUT|Differential output voltage (P–N), P  =<br>High (N–P), N = High|RT= 100Ω across P and N signals|300|–|430|mV|
|VCMOUT|Common mode voltage|RT= 100Ω across P and N signals|300|–|500|mV|



## **GTY Transceiver Switching Characteristics** 

Consult the _UltraScale Architecture GTY Transceivers User Guide_ (UG578) for further information. 

## _Table 63:_ **GTY Transceiver Performance** 

|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|_Table 63:_**GTY Transceiver Performance**|
|---|---|---|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Output**<br>**Divider**|**Speed Grade and VCCINT Operating Voltages**||||||**Units**|
||||**0.85V**||||**0.72V**|||
||||**-2**||**-1**||**-1**|||
|FGTYMAX|GTY maximum line rate||16.3751||16.3751||12.5||Gb/s|
|FGTYMIN|GTY minimum line rate||0.5||0.5||0.5||Gb/s|
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FGTYCRANGE|CPLL line rate<br>range2|1|4.0|12.5|4.0|8.5|4.0|8.5|Gb/s|
|||2|2.0|6.25|2.0|4.25|2.0|4.25|Gb/s|
|||4|1.0|3.125|1.0|2.125|1.0|2.125|Gb/s|
|||8|0.5|1.5625|0.5|1.0625|0.5|1.0625|Gb/s|
|||16|N/A||||||Gb/s|
|||32|N/A||||||Gb/s|
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FGTYQRANGE1|QPLL0 line rate<br>range3|1|9.8|16.375|9.8|16.375|9.8|12.5|Gb/s|
|||2|4.9|8.1875|4.9|8.1875|4.9|8.1875|Gb/s|
|||4|2.45|4.0938|2.45|4.0938|2.45|4.0938|Gb/s|
|||8|1.225|2.0469|1.225|2.0469|1.225|2.0469|Gb/s|
|||16|0.6125|1.0234|0.6125|1.0234|0.6125|1.0234|Gb/s|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

54 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 63:_ **GTY Transceiver Performance** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|---|---|
|_Table 63:_**GTY Transceiver Performance**_(cont'd)_||||||||||
|**Symbol**|**Description**|**Output**<br>**Divider**|**Speed Grade and VCCINT Operating Voltages**||||||**Units**|
||||**0.85V**||||**0.72V**|||
||||**-2**||**-1**||**-1**|||
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FGTYQRANGE2|QPLL1 line rate<br>range4|1|16.0|16.375|16.0|16.375|N/A||Gb/s|
|||1|8.0|13.0|8.0|12.5|8.0|12.5|Gb/s|
|||2|4.0|6.5|4.0|6.5|4.0|6.5|Gb/s|
|||4|2.0|3.25|2.0|3.25|2.0|3.25|Gb/s|
|||8|1.0|1.625|1.0|1.625|1.0|1.625|Gb/s|
|||16|0.5|0.8125|0.5|0.8125|0.5|0.8125|Gb/s|
||||**Min**|**Max**|**Min**|**Max**|**Min**|**Max**||
|FCPLLRANGE|CPLL frequency range||2.0|6.25|2.0|4.25|2.0|4.25|GHz|
|FQPLL0RANGE|QPLL0 frequency range||9.8|16.375|9.8|16.375|9.8|16.375|GHz|
|FQPLL1RANGE|QPLL1 frequency range||8.0|13.0|8.0|13.0|8.0|13.0|GHz|
|**Notes:**<br>1.<br>GTY transceiver line rates in the SFVB784 package support data rates up to 12.5 Gb/s.<br>2.<br>The values listed are the rounded results of the calculated equation (2 × CPLL_Frequency)/Output_Divider.<br>3.<br>The values listed are the rounded results of the calculated equation ( QPLL0_Frequency × RATE)/Output_Divider where RATE is 1 when<br>QPLL0_CLKOUT_RATE is set to HALF and 2 if QPLL0_CLKOUT_RATE is set to FULL.<br>4.<br>The values listed are the rounded results of the calculated equation (QPLL1_Frequency × RATE)/Output_Divider where RATE is 1 when<br>QPLL1_CLKOUT_RATE is set to HALF and 2 if QPLL1_CLKOUT_RATE is set to FULL.||||||||||



_Table 64:_ **GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics** 

|**Symbol**|**Description**|**All Speed Grades**|**Units**||
|---|---|---|---|---|
|FGTYDRPCLK|GTYDRPCLK maximum frequency|250|MHz||



## _Table 65:_ **GTY Transceiver Reference Clock Switching Characteristics** 

|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|_Table 65:_**GTY Transceiver Reference Clock Switching Characteristics**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Conditions**|**All Speed Grades**|||**Units**|
||||**Min**|**Typ**|**Max**||
|FGCLK|Reference clock frequency range||60|–|820|MHz|
|TRCLK|Reference clock rise time|20% – 80%|–|200|–|ps|
|TFCLK|Reference clock fall time|80% – 20%|–|200|–|ps|
|TDCREF|Reference clock duty cycle|Transceiver PLL only|40|50|60|%|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

55 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 66:_ **GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 66:_**GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask**|||||||
|**Symbol**|**Description1, 2**|**Offset**<br>**Frequency**|**Min**|**Typ**|**Max**|**Units**|
|QPLLREFCLKMASK|QPLL0/QPLL1 reference clock select phase noise<br>mask at REFCLK frequency = 156.25 MHz|10 kHz|–|–|–112|dBc/Hz|
|||100 kHz|–|–|–128||
|||1 MHz|–|–|–145||
||QPLL0/QPLL1 reference clock select phase noise<br>mask at REFCLK frequency = 312.5 MHz|10 kHz|–|–|–103|dBc/Hz|
|||100 kHz|–|–|–123||
|||1 MHz|–|–|–143||
||QPLL0/QPLL1 reference clock select phase noise<br>mask at REFCLK frequency = 625 MHz|10 kHz|–|–|–98|dBc/Hz|
|||100 kHz|–|–|–117||
|||1 MHz|–|–|–140||
|CPLLREFCLKMASK|CPLL reference clock select phase noise mask at<br>REFCLK frequency = 156.25 MHz|10 kHz|–|–|–112|dBc/Hz|
|||100 kHz|–|–|–128||
|||1 MHz|–|–|–145||
|||50 MHz|–|–|–145||
||CPLL reference clock select phase noise mask at<br>REFCLK frequency = 312.5 MHz|10 kHz|–|–|–103|dBc/Hz|
|||100 kHz|–|–|–123||
|||1 MHz|–|–|–143||
|||50 MHz|–|–|–145||
||CPLL reference clock select phase noise mask at<br>REFCLK frequency = 625 MHz|10 kHz|–|–|–98|dBc/Hz|
|||100 kHz|–|–|–117||
|||1 MHz|–|–|–140||
|||50 MHz|–|–|–144||
|**Notes:**<br>1.<br>For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.<br>2.<br>This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol,<br>e.g., PCIe.|||||||



_Table 67:_ **GTY Transceiver PLL/Lock Time Adaptation** 

|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|_Table 67:_**GTY Transceiver PLL/Lock Time Adaptation**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Conditions**|**All Speed Grades**|||**Units**|
||||**Min**|**Typ**|**Max**||
|TLOCK|Initial PLL lock.||–|–|1|ms|
|TDLOCK|Clock recovery phase acquisition and<br>adaptation time for decision feedback<br>equalizer (DFE)|After the PLL is locked to the<br>reference clock, this is the<br>time it takes to lock the clock<br>data recovery (CDR) to the<br>data present at the input.|–|50,000|37 x 106|UI|
||Clock recovery phase acquisition and<br>adaptation time for low-power mode (LPM)<br>when the DFE is disabled||–|50,000|2.3 x 106|UI|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

56 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 68:_ **GTY Transceiver User Clock Switching Characteristics** 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|
|_Table 68:_**GTY Transceiver User Clock Switching Characteristics**||||||||
|**Symbol**|**Description1**|**Data Width Conditions**<br>**(Bit)**||**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||||**0.85V**||**0.72V**||
|||**Internal**<br>**Logic**|**Interconnect**<br>**Logic**|**-22**|**-13, 5**|**-14**||
|FTXOUTPMA|TXOUTCLK maximum frequency sourced from<br>OUTCLKPMA|||511.719|402.891|322.266|MHz|
|FRXOUTPMA|RXOUTCLK maximum frequency sourced from<br>OUTCLKPMA|||511.719|402.891|322.266|MHz|
|FTXOUTPROGDIV|TXOUTCLK maximum frequency sourced from<br>TXPROGDIVCLK|||511.719|511.719|511.719|MHz|
|FRXOUTPROGDIV|RXOUTCLK maximum frequency sourced from<br>RXPROGDIVCLK|||511.719|511.719|511.719|MHz|
|FTXIN|TXUSRCLK6<br>maximum<br>frequency|16|16, 32|511.719|390.625|322.266|MHz|
|||32|32, 64|511.719|390.625|322.266|MHz|
|||64|64, 128|255.859|255.859|195.313|MHz|
|||20|20, 40|409.375|312.500|257.813|MHz|
|||40|40, 80|409.375|312.500|257.813|MHz|
|||80|80, 160|204.688|204.688|156.250|MHz|
|FRXIN|RXUSRCLK6<br>maximum<br>frequency|16|16, 32|511.719|390.625|322.266|MHz|
|||32|32, 64|511.719|390.625|322.266|MHz|
|||64|64, 128|255.859|255.859|195.313|MHz|
|||20|20, 40|409.375|312.500|257.813|MHz|
|||40|40, 80|409.375|312.500|257.813|MHz|
|||80|80, 160|204.688|204.688|156.250|MHz|
|FTXIN2|TXUSRCLK26<br>maximum<br>frequency|16|16|511.719|390.625|322.266|MHz|
|||16|32|255.859|195.313|161.133|MHz|
|||32|32|511.719|390.625|322.266|MHz|
|||32|64|255.859|195.313|161.133|MHz|
|||64|64|255.859|255.859|195.313|MHz|
|||64|128|127.930|127.930|97.656|MHz|
|||20|20|409.375|312.500|257.813|MHz|
|||20|40|204.688|156.250|128.906|MHz|
|||40|40|409.375|312.500|257.813|MHz|
|||40|80|204.688|156.250|128.906|MHz|
|||80|80|204.688|204.688|156.250|MHz|
|||80|160|102.344|102.344|78.125|MHz|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

57 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 68:_ **GTY Transceiver User Clock Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|---|
|_Table 68:_**GTY Transceiver User Clock Switching Characteristics**_(cont'd)_||||||||
|**Symbol**|**Description1**|**Data Width Conditions**<br>**(Bit)**||**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||||**0.85V**||**0.72V**||
|||**Internal**<br>**Logic**|**Interconnect**<br>**Logic**|**-22**|**-13, 5**|**-14**||
|FRXIN2|RXUSRCLK26<br>maximum<br>frequency|16|16|511.719|390.625|322.266|MHz|
|||16|32|255.859|195.313|161.133|MHz|
|||32|32|511.719|390.625|322.266|MHz|
|||32|64|255.859|195.313|161.133|MHz|
|||64|64|255.859|255.859|195.313|MHz|
|||64|128|127.930|127.930|97.656|MHz|
|||20|20|409.375|312.500|257.813|MHz|
|||20|40|204.688|156.250|128.906|MHz|
|||40|40|409.375|312.500|257.813|MHz|
|||40|80|204.688|156.250|128.906|MHz|
|||80|80|204.688|204.688|156.250|MHz|
|||80|160|102.344|102.344|78.125|MHz|
|**Notes:**<br>1.<br>Clocking must be implemented as described in the_UltraScale Architecture GTY Transceivers User Guide_(UG578).<br>2.<br>For speed grades -2E and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.<br>3.<br>For speed grades -1E, and -1I a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.<br>4.<br>For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when VCCINT= 0.85V or<br>5.15625 Gb/s when VCCINT= 0.72V.<br>5.<br>For the speed grades -1E and -1I, only a 64- or 80-bit internal data path can be used for line rates above 12.5 Gb/s.<br>6.<br>When the gearbox is used, these maximums refer to the XCLK. For more information, see the Valid Data Width Combinations for TX<br>Asynchronous Gearbox table in the_UltraScale Architecture GTY Transceivers User Guide_(UG578).||||||||



_Table 69:_ **GTY Transceiver Transmitter Switching Characteristics** 

|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|FGTYTX|Serial data rate range||0.500|–|FGTYMAX|Gb/s|
|TRTX|TX rise time|20%–80%|–|21|–|ps|
|TFTX|TX fall time|80%–20%|–|21|–|ps|
|TLLSKEW|TX lane-to-lane skew1||–|–|500.00|ps|
|TJ16.375|Total jitter2,4|16.375 Gb/s|–|–|0.28|UI|
|DJ16.375|Deterministic jitter2,4||–|–|0.17|UI|
|TJ15.0|Total jitter2,4|15.0 Gb/s|–|–|0.28|UI|
|DJ15.0|Deterministic jitter2,4||–|–|0.17|UI|
|TJ14.1|Total jitter2,4|14.1 Gb/s|–|–|0.28|UI|
|DJ14.1|Deterministic jitter2,4||–|–|0.17|UI|
|TJ14.1|Total jitter2,4|14.025 Gb/s|–|–|0.28|UI|
|DJ14.1|Deterministic jitter2,4||–|–|0.17|UI|
|TJ13.1|Total jitter2,4|13.1 Gb/s|–|–|0.28|UI|
|DJ13.1|Deterministic jitter2,4||–|–|0.17|UI|
|TJ12.5_QPLL|Total jitter2,4|12.5 Gb/s|–|–|0.28|UI|
|DJ12.5_QPLL|Deterministic jitter2,4||–|–|0.17|UI|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

58 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 69:_ **GTY Transceiver Transmitter Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 69:_**GTY Transceiver Transmitter Switching Characteristics**_(cont'd)_|||||||
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|TJ12.5_CPLL|Total jitter3,4|12.5 Gb/s|–|–|0.33|UI|
|DJ12.5_CPLL|Deterministic jitter3,4||–|–|0.17|UI|
|TJ11.3_QPLL|Total jitter2,4|11.3 Gb/s|–|–|0.28|UI|
|DJ11.3_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ10.3125_QPLL|Total jitter2,4|10.3125 Gb/s|–|–|0.28|UI|
|DJ10.3125_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ10.3125_CPLL|Total jitter3,4|10.3125 Gb/s|–|–|0.33|UI|
|DJ10.3125_CPLL|Deterministic jitter3,4||–|–|0.17|UI|
|TJ9.953_QPLL|Total jitter2,4|9.953 Gb/s|–|–|0.28|UI|
|DJ9.953_QPLL|Deterministic jitter2,4||–|–|0.17|UI|
|TJ9.953_CPLL|Total jitter3,4|9.953 Gb/s|–|–|0.33|UI|
|DJ9.953_CPLL|Deterministic jitter3,4||–|–|0.17|UI|
|TJ8.0|Total jitter3,4|8.0 Gb/s|–|–|0.32|UI|
|DJ8.0|Deterministic jitter3,4||–|–|0.17|UI|
|TJ6.6|Total jitter3,4|6.6 Gb/s|–|–|0.30|UI|
|DJ6.6|Deterministic jitter3,4||–|–|0.15|UI|
|TJ5.0|Total jitter3,4|5.0 Gb/s|–|–|0.30|UI|
|DJ5.0|Deterministic jitter3,4||–|–|0.15|UI|
|TJ4.25|Total jitter3,4|4.25 Gb/s|–|–|0.30|UI|
|DJ4.25|Deterministic jitter3,4||–|–|0.15|UI|
|TJ3.20|Total jitter3,4|3.20 Gb/s5|–|–|0.20|UI|
|DJ3.20|Deterministic jitter3,4||–|–|0.10|UI|
|TJ2.5|Total jitter3,4|2.5 Gb/s6|–|–|0.20|UI|
|DJ2.5|Deterministic jitter3,4||–|–|0.10|UI|
|TJ1.25|Total jitter3,4|1.25 Gb/s7|–|–|0.15|UI|
|DJ1.25|Deterministic jitter3,4||–|–|0.06|UI|
|TJ500|Total jitter3,4|500 Mb/s8|–|–|0.10|UI|
|DJ500|Deterministic jitter3,4||–|–|0.03|UI|
|**Notes:**<br>1.<br>Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTY Quad) at<br>maximum line rate.<br>2.<br>Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.<br>3.<br>Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.<br>4.<br>All jitter values are based on a bit-error ratio of 10–12.<br>5.<br>CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.<br>6.<br>CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.<br>7.<br>CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.<br>8.<br>CPLL frequency at 2.0 GHz and TXOUT_DIV = 8.|||||||



## _Table 70:_ **GTY Transceiver Receiver Switching Characteristics** 

|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**|
|---|---|---|---|---|---|---|
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|FGTYRX|Serial data rate||0.500|–|FGTYMAX|Gb/s|
|RXSST|Receiver spread-spectrum tracking1|Modulated at 33 kHz|–5000|–|0|ppm|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

59 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 70:_ **GTY Transceiver Receiver Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 70:_**GTY Transceiver Receiver Switching Characteristics**_(cont'd)_|||||||
|**Symbol**|**Description**|**Condition**|**Min**|**Typ**|**Max**|**Units**|
|RXRL|Run length (CID)||–|–|256|UI|
|RXPPMTOL|Data/REFCLK PPM offset tolerance|Bit rates ≤ 6.6 Gb/s|–1250|–|1250|ppm|
|||Bit rates > 6.6 Gb/s and<br>≤ 8.0 Gb/s|–700|–|700|ppm|
|||Bit rates > 8.0 Gb/s|–200|–|200|ppm|
|**SJ Jitter Tolerance2**|||||||
|JT_SJ16.375|Sinusoidal jitter (QPLL)3|16.375 Gb/s|0.30|–|–|UI|
|JT_SJ15.0|Sinusoidal jitter (QPLL)3|15.0 Gb/s|0.30|–|–|UI|
|JT_SJ14.1|Sinusoidal jitter (QPLL)3|14.1 Gb/s|0.30|–|–|UI|
|JT_SJ13.1|Sinusoidal jitter (QPLL)3|13.1 Gb/s|0.30|–|–|UI|
|JT_SJ12.5|Sinusoidal jitter (QPLL)3|12.5 Gb/s|0.30|–|–|UI|
|JT_SJ11.3|Sinusoidal jitter (QPLL)3|11.3 Gb/s|0.30|–|–|UI|
|JT_SJ10.32_QPLL|Sinusoidal jitter (QPLL)3|10.32 Gb/s|0.30|–|–|UI|
|JT_SJ10.32_CPLL|Sinusoidal jitter (CPLL)3|10.32 Gb/s|0.30|–|–|UI|
|JT_SJ9.953_QPLL|Sinusoidal jitter (QPLL)3|9.953 Gb/s|0.30|–|–|UI|
|JT_SJ9.953_CPLL|Sinusoidal jitter (CPLL)3|9.953 Gb/s|0.30|–|–|UI|
|JT_SJ8.0|Sinusoidal jitter (CPLL)3|8.0 Gb/s|0.42|–|–|UI|
|JT_SJ6.6|Sinusoidal jitter (CPLL)3|6.6 Gb/s|0.44|–|–|UI|
|JT_SJ5.0|Sinusoidal jitter (CPLL)3|5.0 Gb/s|0.44|–|–|UI|
|JT_SJ4.25|Sinusoidal jitter (CPLL)3|4.25 Gb/s|0.44|–|–|UI|
|JT_SJ3.2|Sinusoidal jitter (CPLL)3|3.2 Gb/s4|0.45|–|–|UI|
|JT_SJ2.5|Sinusoidal jitter (CPLL)3|2.5 Gb/s5|0.30|–|–|UI|
|JT_SJ1.25|Sinusoidal jitter (CPLL)3|1.25 Gb/s6|0.30|–|–|UI|
|JT_SJ500|Sinusoidal jitter (CPLL)3|500 Mb/s7|0.30|–|–|UI|
|**SJ Jitter Tolerance with Stressed Eye2**|||||||
|JT_TJSE3.2|Total jitter with stressed eye8|3.2 Gb/s|0.70|–|–|UI|
|JT_TJSE6.6||6.6 Gb/s|0.70|–|–|UI|
|JT_SJSE3.2|Sinusoidal jitter with stressed eye8|3.2 Gb/s|0.10|–|–|UI|
|JT_SJSE6.6||6.6 Gb/s|0.10|–|–|UI|
|**Notes:**<br>1.<br>Using RXOUT_DIV = 1, 2, and 4.<br>2.<br>All jitter values are based on a bit error ratio of 10–12.<br>3.<br>The frequency of the injected sinusoidal jitter is 80 MHz.<br>4.<br>CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.<br>5.<br>CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.<br>6.<br>CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.<br>7.<br>CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.<br>8.<br>Composite jitter with RX equalizer enabled. DFE disabled.|||||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

60 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **GTY Transceiver Electrical Compliance** 

The _UltraScale Architecture GTY Transceivers User Guide_ (UG578) contains recommended use modes that ensure compliance for the protocols listed in the following table. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics. 

_Table 71:_ **GTY Transceiver Protocol List** 

|The_UltraScale Architecture GTY Transceivers User Guide_(UG578) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|The_UltraScale Architecture GTY Transceivers User Guide_(UG578) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|The_UltraScale Architecture GTY Transceivers User Guide_(UG578) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|The_UltraScale Architecture GTY Transceivers User Guide_(UG578) contains recommended use modes that ensure<br>compliance for the protocols listed in the following table. The transceiver wizard provides the recommended<br>setngs for those use cases and for protocol specifc characteristcs.|
|---|---|---|---|
|_Table 71:_**GTY Transceiver Protocol List**||||
|**Protocol**|**Specification**|**Serial Rate (Gb/s)**|**Electrical**<br>**Compliance**|
|OTU4 (OTL4.4) CFP|OIF-CEI-11G-MR|11.18–13.1|Compliant|
|CAUI-10|IEEE 802.3-2012|10.3125|Compliant|
|nPPI|IEEE 802.3-2012|10.3125|Compliant|
|10GBASE-KR1|IEEE 802.3-2012|10.3125|Compliant|
|SFP+|SFF-8431 (SR and LR)|9.95328–11.10|Compliant|
|XFP|INF-8077i, revision 4.5|10.3125|Compliant|
|RXAUI|CEI-6G-SR|6.25|Compliant|
|XAUI|IEEE 802.3-2012|3.125|Compliant|
|1000BASE-X|IEEE 802.3-2012|1.25|Compliant|
|5.0G Ethernet|IEEE 802.3bx (PAR)|5|Compliant|
|2.5G Ethernet|IEEE 802.3bx (PAR)|2.5|Compliant|
|HiGig, HiGig+, HiGig2|IEEE 802.3-2012|3.74, 6.6|Compliant|
|QSGMII|QSGMII v1.2 (Cisco System, ENG-46158)|5|Compliant|
|OTU2|ITU G.8251|10.709225|Compliant|
|OTU4 (OTL4.10)|OIF-CEI-11G-SR|11.180997|Compliant|
|OC-3/12/48/192|GR-253-CORE|0.1555–9.956|Compliant|
|PCIe Gen1, 2, 3|PCI Express base 3.0|2.5, 5.0, and 8.0|Compliant|
|SDI2|SMPTE 424M-2006|0.27–2.97|Compliant|
|UHD-SDI2|SMPTE ST-2081 6G, SMPTE ST-2082 12G|6 and 12|Compliant|
|Hybrid memory cube (HMC)|HMC-15G-SR|10, 12.5, and 15.0|Compliant|
|MoSys bandwidth engine|CEI-11-SR and CEI-11-SR (overclocked)|10.3125, 15.5|Compliant|
|CPRI|CPRI_v_6_1_2014-07-01|0.6144–12.165|Compliant|
|Passive optical network (PON)|10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON|0.155–10.3125|Compliant|
|JESD204a/b|OIF-CEI-6G, OIF-CEI-11G|3.125–12.5|Compliant|
|Serial RapidIO|RapidIO specification 3.1|1.25–10.3125|Compliant|
|DisplayPort|DP 1.2B CTS|1.62–5.4|Compliant2|
|Fibre channel|FC-PI-4|1.0625–14.025|Compliant|
|SATA Gen1, 2, 3|Serial ATA revision 3.0 specification|1.5, 3.0, and 6.0|Compliant|
|SAS Gen1, 2, 3|T10/BSR INCITS 519|3.0, 6.0, and 12.0|Compliant|
|SFI-5|OIF-SFI5-01.0|0.625 - 12.5|Compliant|
|Aurora|CEI-6G, CEI-11G-LR|All rates|Compliant|
|**Notes:**<br>1.<br>The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.<br>2.<br>This protocol requires external circuitry to achieve compliance.||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

61 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **Integrated Interface Block for PCI Express Designs** 

More information and documentation on solutions for PCI Express[®] designs can be found at PCI Express. The _UltraScale Architecture and Product Data Sheet: Overview_ (DS890) lists how many PCIE4 or PCIE4C blocks are in each Artix UltraScale+ FPGA. The PCIE4C blocks are augmented with support for the CCIX protocol. For supported modes, link widths, and link speeds, see the _UltraScale+ Devices Integrated Block for PCI Express LogiCORE IP Product Guide_ (PG213). 

_Table 72:_ **Maximum Performance for PCIE4-based PCI Express Designs** 

|_Table 72:_**Maximum Performance for PCIE4-based PCI Express Designs**|_Table 72:_**Maximum Performance for PCIE4-based PCI Express Designs**|_Table 72:_**Maximum Performance for PCIE4-based PCI Express Designs**|_Table 72:_**Maximum Performance for PCIE4-based PCI Express Designs**|_Table 72:_**Maximum Performance for PCIE4-based PCI Express Designs**|_Table 72:_**Maximum Performance for PCIE4-based PCI Express Designs**|
|---|---|---|---|---|---|
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|FPIPECLK|Pipe clock maximum frequency|250.00|250.00|250.00|MHz|
|FCORECLK|Core clock maximum frequency|500.00|500.00|250.00|MHz|
|FDRPCLK|DRP clock maximum frequency|250.00|250.00|250.00|MHz|
|FMCAPCLK|MCAP clock maximum frequency1|125.00|125.00|125.00|MHz|
|**Notes:**<br>1.<br>For information on tandem PCIe support, see the_UltraScale+ Devices Integrated Block for PCI Express LogiCORE IP Product Guide_(PG213).||||||



_Table 73:_ **Maximum Performance for PCIE4C-based PCI Express and CCIX Designs** 

|_Table 73:_**Maximum Performance for PCIE4C-based PCI Express and CCIX Designs**|_Table 73:_**Maximum Performance for PCIE4C-based PCI Express and CCIX Designs**|_Table 73:_**Maximum Performance for PCIE4C-based PCI Express and CCIX Designs**|_Table 73:_**Maximum Performance for PCIE4C-based PCI Express and CCIX Designs**|_Table 73:_**Maximum Performance for PCIE4C-based PCI Express and CCIX Designs**|_Table 73:_**Maximum Performance for PCIE4C-based PCI Express and CCIX Designs**|
|---|---|---|---|---|---|
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|FPIPECLK|Pipe clock maximum frequency|250.00|250.00|250.00|MHz|
|FCORECLK|Core clock maximum frequency|500.00|500.00|250.00|MHz|
|FCORECLKCCIX|CCIX TL interface clock maximum frequency|500.00|500.00|N/A|MHz|
|FDRPCLK|DRP clock maximum frequency|250.00|250.00|250.00|MHz|
|FMCAPCLK|MCAP clock maximum frequency1|125.00|125.00|125.00|MHz|
|**Notes:**<br>1.<br>For information on tandem PCIe support in AU7P, AU10P, and AU15P devices, see the_UltraScale+ Devices Integrated Block for PCI Express_<br>_LogiCORE IP Product Guide_(PG213).||||||



## **System Monitor Specifications** 

_Table 74:_ **System Monitor Specifications** 

|_Table 74:_**System Monitor Specifications**|_Table 74:_**System Monitor Specifications**|_Table 74:_**System Monitor Specifications**|_Table 74:_**System Monitor Specifications**|_Table 74:_**System Monitor Specifications**|_Table 74:_**System Monitor Specifications**|_Table 74:_**System Monitor Specifications**|
|---|---|---|---|---|---|---|
|**Parameter**|**Symbol**|**Comments/Conditions**|**Min**|**Typ**|**Max**|**Units**|
|VCCADC= 1.8V ±3%, VREFP= 1.25V, VREFN= 0V, ADCCLK = 5.2 MHz, Tj= –40°C to 100°C, typical values at Tj= 40°C|||||||
|**ADC Accuracy1**|||||||
|Resolution|||10|–|–|Bits|
|Integral nonlinearity2|INL||–|–|±1.5|LSBs|
|Differential nonlinearity|DNL|No missing codes, guaranteed monotonic|–|–|±1|LSBs|
|Offset error||Offset calibration enabled|–|–|±2|LSBs|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

62 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 74:_ **System Monitor Specifications** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|---|
|_Table 74:_**System Monitor Specifications**_(cont'd)_|||||||
|**Parameter**|**Symbol**|**Comments/Conditions**|**Min**|**Typ**|**Max**|**Units**|
|Gain error|||–|–|±0.4|%|
|Sample rate|||–|–|0.2|MS/s|
|RMS code noise||External 1.25V reference|–|–|1|LSBs|
|||On-chip reference|–|1|–|LSBs|
|**ADC Accuracy at Extended Temperatures**|||||||
|Resolution||Tj= –55°C to 125°C|10|–|–|Bits|
|Integral nonlinearity2|INL|Tj= –55°C to 125°C|–|–|±1.5|LSBs|
|Differential nonlinearity|DNL|No missing codes, guaranteed monotonic<br>Tj= –55°C to 125°C|–|–|±1||
|**Analog Inputs2**|||||||
|ADC input ranges||Unipolar operation|0|–|1|V|
|||Bipolar operation|–0.5|–|+0.5|V|
|||Unipolar common mode range (FS input)|0|–|+0.5|V|
|||Bipolar common mode range (FS input)|+0.5|–|+0.6|V|
|Maximum external channel input ranges||Adjacent channels set within these ranges should<br>not corrupt measurements on adjacent channels|–0.1|–|VCCADC|V|
|**On-Chip Sensor Accuracy**|||||||
|Temperature sensor error1,3||Tj= –55°C to 125°C (with external REF)|–|–|±3|°C|
|||Tj= –55°C to 110°C (with internal REF)|–|–|±3.5|°C|
|||Tj= 110°C to 125°C (with internal REF)|–|–|±5|°C|
|Supply sensor error4||Supply voltages 0.72V to 1.2V,<br>Tj= –40°C to 100°C (with external REF)|–|–|±0.5|%|
|||Supply voltages 0.72V to 1.2V,<br>Tj= –55°C to 125°C (with external REF)|–|–|±1.0|%|
|||All other supply voltages,<br>Tj= –40°C to 100°C (with external REF)|–|–|±1.0|%|
|||All other supply voltages,<br>Tj= –55°C to 125°C (with external REF)|–|–|±2.0|%|
|||Supply voltages 0.72V to 1.2V,<br>Tj= –40°C to 100°C (with internal REF)|–|–|±1.0|%|
|||Supply voltages 0.72V to 1.2V,<br>Tj= –55°C to 125°C (with internal REF)|–|–|±2.0|%|
|||All other supply voltages,<br>Tj= –40°C to 100°C (with internal REF)|–|–|±1.5|%|
|||All other supply voltages,<br>Tj= –55°C to 125°C (with internal REF)|–|–|±2.5|%|
|**Conversion Rate5**|||||||
|Conversion time—continuous|tCONV|Number of ADCCLK cycles|26|–|32|Cycles|
|Conversion time—event|tCONV|Number of ADCCLK cycles|–|–|21|Cycles|
|DRP clock frequency|DCLK|DRP clock frequency|8|–|250|MHz|
|ADC clock frequency|ADCCLK|Derived from DCLK|1|–|5.2|MHz|
|DCLK duty cycle|||40|–|60|%|
|**SYSMON Reference6**|||||||
|External reference|VREFP|Externally supplied reference voltage|1.20|1.25|1.30|V|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

63 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## _Table 74:_ **System Monitor Specifications** _(cont'd)_ 

|_Table 74:_**System Monitor Specifications**_(cont'd)_|_Table 74:_**System Monitor Specifications**_(cont'd)_|_Table 74:_**System Monitor Specifications**_(cont'd)_|_Table 74:_**System Monitor Specifications**_(cont'd)_|_Table 74:_**System Monitor Specifications**_(cont'd)_|_Table 74:_**System Monitor Specifications**_(cont'd)_|_Table 74:_**System Monitor Specifications**_(cont'd)_|
|---|---|---|---|---|---|---|
|**Parameter**|**Symbol**|**Comments/Conditions**|**Min**|**Typ**|**Max**|**Units**|
|On-chip reference||Ground VREFPpin to AGND, Tj= –40°C to 100°C|1.2375|1.25|1.2625|V|
|||Ground VREFPpin to AGND, Tj= –55°C to 125°C|1.225|1.25|1.275|V|
|**Notes:**<br>1.<br>ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is<br>enabled.<br>2.<br>See the Analog Input section in the_UltraScale Architecture System Monitor User Guide_(UG580).<br>3.<br>When reading temperature values directly from the PMBus interface, the SYSMON has a +4°C offset due to the transfer function used by<br>the PMBus application. For example, the external REF temperature sensor error’s range of ±3°C becomes +1°C to +7°C when the<br>temperature is read through the PMBus interface.<br>4.<br>Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified<br>for when this feature is enabled.<br>5.<br>See the Adjusting the Acquisition Settling Time section in the_UltraScale Architecture System Monitor User Guide_(UG580).<br>6.<br>Any variation in the reference voltage from the nominal VREFP= 1.25V and VREFN= 0V will result in a deviation from the ideal transfer<br>function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for<br>external ratiometric type applications allowing reference to vary by ±4% is permitted.|||||||



## **SYSMON I2C/PMBus Interfaces** 

## _Table 75:_ **SYSMON I2C Fast Mode Interface Switching Characteristics** 

|_Table 75:_**SYSMON I2C Fast Mode Interface Switching Characteristics**|_Table 75:_**SYSMON I2C Fast Mode Interface Switching Characteristics**|_Table 75:_**SYSMON I2C Fast Mode Interface Switching Characteristics**|_Table 75:_**SYSMON I2C Fast Mode Interface Switching Characteristics**|_Table 75:_**SYSMON I2C Fast Mode Interface Switching Characteristics**|
|---|---|---|---|---|
|**Symbol**|**Description1**|**Min**|**Max**|**Units**|
|TSMFCKL|SCL Low time|1.3|–|µs|
|TSMFCKH|SCL High time|0.6|–|µs|
|TSMFCKO|SDAO clock-to-out delay|–|900|ns|
|TSMFDCK|SDAI setup time|100|–|ns|
|FSMFCLK|SCL clock frequency|–|400|kHz|
|**Notes:**<br>1.<br>The test conditions are configured to the LVCMOS 1.8V I/O standard.|||||



## _Table 76:_ **SYSMON I2C Standard Mode Interface Switching Characteristics** 

|_Table 76:_**SYSMON I2C Standard Mode Interface Switching Characteristics**|_Table 76:_**SYSMON I2C Standard Mode Interface Switching Characteristics**|_Table 76:_**SYSMON I2C Standard Mode Interface Switching Characteristics**|_Table 76:_**SYSMON I2C Standard Mode Interface Switching Characteristics**|_Table 76:_**SYSMON I2C Standard Mode Interface Switching Characteristics**|
|---|---|---|---|---|
|**Symbol**|**Description1**|**Min**|**Max**|**Units**|
|TSMSCKL|SCL Low time|4.7|–|µs|
|TSMSCKH|SCL High time|4.0|–|µs|
|TSMSCKO|SDAO clock-to-out delay|–|3450|ns|
|TSMSDCK|SDAI setup time|250|–|ns|
|FSMSCLK|SCL clock frequency|–|100|kHz|
|**Notes:**<br>1.<br>The test conditions are configured to the LVCMOS 1.8V I/O standard.|||||



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

64 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

## **Configuration Switching Characteristics** 

_Table 77:_ **Configuration Switching Characteristics** 

|_Table 77:_**Configuration Switching Characteristics**|_Table 77:_**Configuration Switching Characteristics**|_Table 77:_**Configuration Switching Characteristics**|_Table 77:_**Configuration Switching Characteristics**|_Table 77:_**Configuration Switching Characteristics**|_Table 77:_**Configuration Switching Characteristics**|
|---|---|---|---|---|---|
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|**Power-up Timing Characteristics**||||||
|TPL|Program latency|7.5|7.5|7.5|ms, Max|
|TPOR1,2|Power-on reset (40 ms maximum ramp rate)|65|65|65|ms, Max|
|||0|0|0|ms, Min|
||Power-on reset with POR override (2 ms maximum ramp<br>rate)|15|15|15|ms, Max|
|||5|5|5|ms, Min|
|TPROGRAM|Program pulse width|250|250|250|ns, Min|
|**CCLK Output (Master Mode)**||||||
|TICCK|Master CCLK output delay from INIT_B|150|150|150|ns, Min|
|TMCCKL3|Master CCLK clock Low time duty cycle|40/60|40/60|40/60|%, Min/Max|
|TMCCKH|Master CCLK clock High time duty cycle|40/60|40/60|40/60|%, Min/Max|
|FMCCK|Master SPI (x1/x2/x4)<br>CCLK frequency|150|150|125|MHz, Max|
||Master SPI (x8) or Master BPI (x8/x16)4<br>CCLK frequency|150|150|125||
|FMCCK_START|Master CCLK frequency at start of configuration|2.70|2.70|2.70|MHz, Typ|
|FMCCKTOL|Frequency tolerance, master mode with respect to<br>nominal CCLK|±15|±15|±15|%, Max|
|**CCLK Input (Slave Mode)**||||||
|TSCCKL|Slave CCLK clock minimum Low time|2.5|2.5|2.5|ns, Min|
|TSCCKH|Slave CCLK clock minimum High time|2.5|2.5|2.5|ns, Min|
|FSCCK|Slave serial CCLK frequency|125|125|125|MHz, Max|
||Slave SelectMAP CCLK frequency|125|125|125||
|**EMCCLK Input (Master Mode)**||||||
|TEMCCKL|External master CCLK Low time|2.5|2.5|2.5|ns, Min|
|TEMCCKH|External master CCLK High time|2.5|2.5|2.5|ns, Min|
|FEMCCK|External master CCLK frequency with Master SPI x1/x2/x4|150|150|125|MHz, Max|
||External master CCLK frequency with Master SPI x8 or<br>Master BPI x8/x164|150|150|125||
|**Internal Configuration Access Port**||||||
|FICAPCK|Internal configuration access port (ICAPE3)|200|200|150|MHz, Max|
|**Slave Serial Mode Programming Switching**||||||
|TDCCK/TCCKD|DINsetup/hold|3.0/0|3.0/0|4.0/0|ns, Min|
|TCCO|DOUTclock to out|8.0|8.0|9.0|ns, Max|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

65 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 77:_ **Configuration Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 77:_**Configuration Switching Characteristics**_(cont'd)_||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|**SelectMAP Mode Programming Switching**||||||
|TSMDCCK/TSMCCKD|D[31:00] setup/hold|3.5/0|3.5/0|4.5/0|ns, Min|
|TSMCSCCK/TSMCCKCS|CSI_B setup/hold|4.0/0|4.0/0|5.0/0|ns, Min|
|TSMWCCK/TSMCCKW|RDWR_B setup/hold|10.0/0|10.0/0|11.0/0|ns, Min|
|TSMCKCSO|CSO_B clock to out (330Ω pull-up resistor required)|7.0|7.0|7.0|ns, Max|
|TSMCO|D[31:00] clock to out in readback|8.0|8.0|8.0|ns, Max|
|FRBCCK|Readback frequency|125|125|125|MHz, Max|
|**Boundary-Scan Port Timing Specifications**||||||
|TTAPTCK/TTCKTAP|TMS and TDI setup/hold|3.0/2.0|3.0/2.0|3.0/2.0|ns, Min|
|TTCKTDO|TCK falling edge to TDO output|7.0|7.0|7.0|ns, Max|
|FTCK|TCK frequency|66|66|66|MHz, Max|
|**BPI Master Flash Mode Programming Switching**||||||
|TBPICCO|A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to<br>out|10|10|10|ns, Max|
|TBPIDCC/TBPICCD|D[15:00] setup/hold|3.5/0|3.5/0|4.5/0|ns, Min|
|**SPI Master Flash Mode Programming Switching**||||||
|TSPIDCC/TSPICCD|D[03:00] setup/hold|3.0/0|3.0/0|4.0/0|ns, Min|
|TSPIDCC/TSPICCD|D[07:04] setup/hold|3.5/0|3.5/0|4.5/0|ns, Min|
|TSPICCM|MOSI clock to out|8.0|8.0|8.0|ns, Max|
|TSPICCM2|D[04] clock to out|10.0|10.0|10.0|ns, Max|
|TSPICCFC|FCS_B clock to out|8.0|8.0|8.0|ns, Max|
|TSPICCFC2|FCS2_B clock to out|10.0|10.0|10.0|ns, Max|
|**DNA Port Switching**||||||
|FDNACK|DNA port frequency|200|200|175|MHz, Max|
|**STARTUPE3 Ports**||||||
|TUSRCCLKO|STARTUPE3 USRCCLKO input port to CCLK pin output<br>delay|0.25/6.50|0.25/7.50|0.25/9.00|ns, Min/Max|
|TDO|DO[3:0] ports to D03-D00 pins output delay|0.25/7.70|0.25/8.40|0.25/10.00|ns, Min/Max|
|TDTS|DTS[3:0] ports to D03-D00 pins 3-state delays|0.25/7.70|0.25/8.40|0.25/10.00|ns, Min/Max|
|TFCSBO|FCSBO port to FCS_B pin output delay|0.25/7.50|0.25/8.40|0.25/9.80|ns, Min/Max|
|TFCSBTS|FCSBTS port to FCS_B pin 3-state delay|0.25/7.50|0.25/8.40|0.25/9.80|ns, Min/Max|
|TUSRDONEO|USRDONEO port to DONE pin output delay|0.25/9.40|0.25/10.50|0.25/12.10|ns, Min/Max|
|TUSRDONETS|USRDONETS port to DONE pin 3-state delay|0.25/9.40|0.25/10.50|0.25/12.10|ns, Min/Max|
|TDI|D03-D00 pins to DI[3:0] ports input delay|0.5/3.1|0.5/3.5|0.5/4.0|ns, Min/Max|
|FCFGMCLK|STARTUPE3 CFGMCLK output frequency|50|50|50|MHz, Typ|
|FCFGMCLKTOL|STARTUPE3 CFGMCLK output frequency tolerance|±15|±15|±15|%, Max|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

66 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

_Table 77:_ **Configuration Switching Characteristics** _(cont'd)_ 

|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics|
|---|---|---|---|---|---|
|_Table 77:_**Configuration Switching Characteristics**_(cont'd)_||||||
|**Symbol**|**Description**|**Speed Grade and VCCINT Operating**<br>**Voltages**|||**Units**|
|||**0.85V**||**0.72V**||
|||**-2**|**-1**|**-1**||
|TDCI_MATCH|Specifies a stall in the start-up cycle until the digitally<br>controlled impedance (DCI) match signals are asserted|4|4|4|ms, Max|
|**Notes:**<br>1.<br>The TPORspecification begins when the last of the monitored supplies (VCCINT, VCCBRAM, VCCAUX, VCCO_0) reaches 95% of its recommended<br>operating condition voltage.<br>2.<br>The TPORtime is determined by the POR_OVERRIDE input pin which must be tied to VCCINTor GND. The POR_OVERRIDE pin can be tied to<br>VCCINTfor POR override only when the monitored supplies ramp within the specified 2 ms maximum ramp rate. Otherwise,<br>POR_OVERRIDE must be tied to GND.<br>3.<br>When the CCLK is sourced from the EMCCLK pin with a divide-by-one setting, the external EMCCLK must meet this duty-cycle<br>requirement.<br>4.<br>SPI mode is recommended for master mode configuration from flash memory because of the higher configuration rates and low<br>configuration interface pin counts. Due to the obsolescence of synchronous read-mode flash devices, BPI mode performance is limited.<br>For system configuration rates with SPI flash and parallel NOR flash in BPI asynchronous read mode see the_UltraScale Architecture_<br>_Configuration User Guide_(UG570).||||||



## **Revision History** 

The following table shows the revision history for this document. 

|**Section**|**Revision Summary**|
|---|---|
|**05/30/2024 Version 1.7**||
|General updates|Added the XAAU7P device throughout.|
|Recommended Operating Conditions|Expanded VCCOtable note into notes5and6.|
|AC Switching Characteristics,Speed Grade Designations,Production<br>Silicon and Software Status|Updated to production release the XAAU7P -1I, -1LI, -1Q, and -1LI<br>(VCCINT= 0.72V) speed grades in Vivado Design Suite 2024.1 v1.04.|
|Table 22: Artix UltraScale+ FPGA Device Production Software and<br>Speed Specification Release|Added note1.|
|Table 47: Package Skew|Added package skew for XCAU7P-FCVA289 package.|
|**12/26/2023 Version 1.6**||
|General updates|Updated XCAU7P parameters and added FCVA289 package<br>throughout.|
|Table 1: Absolute Maximum RatingsandTable 2: Recommended<br>Operating Conditions|Added note about VINfor POR_OVERRIDE pin.|
|Table 10: SelectIO DC Input and Output Levels for HP I/O Banksand<br>Table 12: Differential SelectIO DC Input and Output Levels|Add note about data rates greater than 1500 Mb/s.|
|AC Switching Characteristics,Speed Grade Designations,Production<br>Silicon and Software Status|Updated to production release the XCAU7P -2E, -2I, -1E, -1I, -1LI, and<br>-1LI (VCCINT= 0.72V) speed grades in Vivado Design Suite 2023.2.1<br>v1.03.|
|Table 12: Differential SelectIO DC Input and Output Levels|Added Note10.|
|Table 77: Configuration Switching Characteristics|Added Notes1and2.|
|**09/25/2023 Version 1.5**||
|Table 1: Absolute Maximum RatingsandTable 2: Recommended<br>Operating Conditions|Added mention of configuration bank 0 to VCCOHP I/O row<br>description.|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

67 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

|**Section**|**Revision Summary**|
|---|---|
|Table 25: MIPI D-PHY Performance|•<br>Updated maximum MIPI D-PHY transmitter or receiver data rate<br>per lane for HP I/O in UBVA368 and SBVB484 packages for -2<br>speed grade from 1260 Mb/s to 1500 Mb/s.<br>•<br>Added note2.|
|**05/05/2023 Version 1.4**||
|General updates|•<br>Added the XCAU7P, XAAU10P, and XAAU15P devices throughout.<br>•<br>Added the SBVC484 package.<br>•<br>Added automotive temperature (Q) range and -1Q speed grade.|
|AC Switching Characteristics|Updated to production release the XCAU10P, XCAU15P, XAAU10P, and<br>XAAU15P in Vivado Design Suite 2023.1 v1.30.|
|Table 25: MIPI D-PHY Performance|Added note1.|
|Table 27: Maximum Physical Interface (PHY) Rate for Memory<br>Interfaces|Added note5.|
|Table 30: IOB 3-state Output Switching Characteristics|Filled in the table.|
|Table 51: GTH Transceiver Performance|Updated -1L maximum line rate to 11.88 Gb/s and added note2.|
|Table 56: GTH Transceiver User Clock Switching Characteristics|Updated FTXIN, FRXIN, FTXIN2, and FRXIN2to comply with new 11.88 Gb/s<br>maximum line rate for -1L.|
|Table 59: GTH Transceiver Protocol List|Added note2.|
|Integrated Interface Block for PCI Express Designs|Updated introductory paragraph.|
|Table 63: GTY Transceiver Performance|Updated note1.|
|**09/06/2022 Version 1.3**||
|Table 2: Recommended Operating Conditions|Removed note about -2LE.|
|Table 21: Speed Grade Designations by DeviceandTable 22: Artix<br>UltraScale+ FPGA Device Production Software and Speed Specification<br>Release|Removed note about XCAU10P and XCAU15P in the UBVA368 package<br>pending characterization.|
|Table 51: GTH Transceiver Performance|In note1, removed sentence about 12.5 Gb/s operation in the<br>UBVA368 package pending characterization.|
|**04/13/2022 Version 1.2**||
|Recommended Operating Conditions|Updated note1and4.|
|Table 7|Added new table.|
|Table 12|Updated note8.|
|AC Switching Characteristics|Updated to production release the XCAU10P and XCAU15P in Vivado<br>Design Suite 2022.1 v1.29.|
|Speed Grade Designations|Updated the following devices in Vivado Design Suite 2022.1 v1.29 for<br>the following speed/temperature grades:<br>XCAU10P: -2E, -2I, -1E, -1I, -1LI, -1LI (VCCINT= 0.72V)<br>XCAU15P: -2E, -2I, -1E, -1I, -1LI, -1LI (VCCINT= 0.72V)|
|Production Silicon and Software Status|Moved all speed grades of the XCAU10P and XCAU15P from advance<br>to production.|



DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

68 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

|**Section**|**Revision Summary**|
|---|---|
|Table 27|•<br>In DDR4 memory standard, updated data rates for FFVB676 and<br>SFVB784 packages, and added rates for SBVB484 and UBVA368<br>packages.<br>•<br>In DDR3 memory standard, updated data rates for FFVB676<br>package, and added rates for SBVB484 and UBVA368 packages.<br>•<br>In DDR3L memory standard, updated data rates for FFVB676<br>package, and added rates for SBVB484 and UBVA368 packages.<br>•<br>In QDR IV XP memory standard, broke out data rates by package.<br>•<br>In RLDRAM 3 memory standard, updated data rates for FFVB676<br>package, and added rates for SBVB484 and UBVA368 packages.<br>•<br>In LPDDR3 memory standard, added data rates for SBVB484 and<br>UBVA368 packages.<br>•<br>Removed note about DDR4 DDP components.|
|Package Parameter Guidelines|Added package skew values for XCAU10P and XCAU15P devices in<br>UBVA368 and SBVB484 packages.|
|Table 51|Added SBVB484 and UBVA368 packages to note1.|
|Table 59|Updated to PCIe Gen1, 2, 3, 4 protocol.|
|Table 63|Removed line rate of 16.3 Gb/s for SFVB784 package from note .|
|**10/20/2021 Version 1.1**||
|AC Switching Characteristics|Updated to production release the XCAU20P in Vivado Design Suite<br>2021.2 v1.28.|
|Speed Grade Designations|Updated the following devices in Vivado Design Suite 2021.2 v1.28 for<br>the following speed/temperature grades:<br>XCAU20P: -2E, -2I, -1E, -1I, -1LI<br>XCAU25P: -1LI (VCCINT= 0.72V)|
|Production Silicon and Software Status|Updated the following devices in Vivado Design Suite 2021.2 v1.28 for<br>the following speed/temperature grades:<br>XCAU20P: -2E, -2I, -1E, -1I, -1LI<br>XCAU25P: -1LI (VCCINT= 0.72V) moved from 2021.1.1 to 2021.2.|
|Quiescent Supply Current|Filled in data for XCAU10P, XCAU15P, and XCAU20P. Updated data for<br>XCAU25P.|
|Device Pin-to-Pin Output Parameter Guidelines|Added XCAU20P values in the tables.|
|Device Pin-to-Pin Input Parameter Guidelines|Added XCAU20P values in the tables.|
|Package Parameter Guidelines|Added XCAU20P values in the table.|
|**08/03/2021 Version 1.0**||
|Initial release.|N/A|



## **Please Read: Important Legal Notices** 

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

69 

Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics 

RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. 

## **AUTOMOTIVE APPLICATIONS DISCLAIMER** 

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY. 

## **Copyright** 

© Copyright 2021–2024 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Artix, UltraScale, UltraScale +, Vivado, and combinations thereof are trademarks of Advanced Micro Devices, Inc. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. The DisplayPort Icon is a trademark of the Video Electronics Standards Association, registered in the U.S. and other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. 

DS931 (v1.7) May 30, 2024 Product Specification 

Send Feedback 

70
Updated at June 5, 2026
About Novapart

Novapart is a B2B electronic component broker specialising in stock shortages and cost reduction. We source hard-to-find parts and identify compliant alternatives across a catalogue of 420,000+ components from 500+ manufacturers.
Learn more →
Stock Shortage Specialist

When a component is unavailable, discontinued or has an unacceptable lead time, we tap into our network of vetted European and Asian distributors to source what you need — without compromising on quality or traceability.
Request a quote →
Compliant Alternatives

We identify pin-to-pin, electrically equivalent substitutes that meet the same certifications (RoHS, AEC-Q100, REACH) as your original specification — validated against datasheets, not just part numbers. Often at a lower cost.
BOM Analysis service →