Image not available
Illustrative purposes only
PCA9534D,118
I/O Expander, 8bit, 400 kHz, I2C, SMBus, 2.3 V, 5.5 V, SOIC
⚠️ Reference pricing provided. In case of supply shortages, we will connect you with our trusted procurement partners to ensure your project's continuity.
- Manufacturer: NXP
- Product type: I/O Expanders
- No. of Pins: 16Pins
- No. of I/O's: 8I/O's
- Bus Frequency: 400kHz
- IC Interface Type: I2C, SMBus
- Chip Configuration: 8bit
- Supply Voltage Max: 5.5V
- Supply Voltage Min: 2.3V
- Interface Case Style: SOIC
| Delivery and price | |
|---|---|
| Units per pack | 2500 |
| Price | 0.73 € |
| Current stock | 1000+ |
| Lead time | 7 days |
Datasheet
## **PCA9534** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt Rev. 4 — 7 November 2017 Product data sheet** ## **1. General description** The PCA9534 is a 16-pin CMOS device that provide 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I[2] C-bus/SMBus applications and was developed to enhance the NXP Semiconductors family of I[2] C-bus I/O expanders. The improvements include higher drive capability, 5 V I/O tolerance, lower supply current, individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc. The PCA9534 consists of an 8-bit Configuration register (Input or Output selection); 8-bit Input register, 8-bit Output register and an 8-bit Polarity Inversion register (active HIGH or active LOW operation). The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master. Although pin-to-pin and I[2] C-bus address compatible with the PCF8574 series, software changes are required due to the enhancements and are discussed in _Application Note AN469_ . The PCA9534 is identical to the PCA9554 except for the removal of the internal I/O pull-up resistor which greatly reduces power consumption when the I/Os are held LOW. The PCA9534 open-drain interrupt output is activated when any input state differs from its corresponding input port register state and is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine. Three hardware pins (A0, A1, A2) vary the fixed I[2] C-bus address and allow up to eight devices to share the same I[2] C-bus/SMBus. ## **2. Features and benefits** - 8-bit I[2] C-bus GPIO - Operating power supply voltage range of 2.3 V to 5.5 V - 5 V tolerant I/Os - Polarity Inversion register - Active LOW interrupt output - Low standby current - Noise filter on SCL/SDA inputs - No glitch on power-up - Internal power-on reset **==> picture [173 x 100] intentionally omitted <==** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** - 8 I/O pins which default to 8 inputs - 0 Hz to 400 kHz clock frequency - ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101 - Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA - Offered in four different packages: SO16, TSSOP16, and HVQFN16 (4 4 0.85 mm and 3 3 0.85 mm versions) ## **3. Ordering information** **Table 1. Ordering information** _Tamb =_ _40_ _C to +85_ _C._ |**Type number**|**Topside**<br>**mark**|**Package**|**Package**|**Package**| |---|---|---|---|---| |||**Name**|**Description**|**Version**| |PCA9534D|PCA9534D|SO16|plastic small outline package; 16 leads; body width 7.5 mm|SOT162-1| |PCA9534PW|PCA9534|TSSOP16|plastic thin shrink small outline package; 16 leads;<br>body width 4.4 mm|SOT403-1| |PCA9534BS|9534|HVQFN16|plastic thermal enhanced very thin quad flat package;<br>no leads; 16 terminals; body 440.85 mm|SOT629-1| |PCA9534BS3|P34|HVQFN16|plastic thermal enhanced very thin quad flat package;<br>no leads; 16 terminals; body 330.85 mm|SOT758-1| ## **3.1 Ordering options** **Table 2. Ordering options** |**Type number**|**Orderable**<br>**part number**|**Package**|**Packing method**|**Minimum**<br>**order quantity**|**Temperature**| |---|---|---|---|---|---| |PCA9534D|PCA9534D,112|SO16|STANDARD<br>MARKING * IC'S<br>TUBE - DSC BULK<br>PACK|1920|Tamb=40C to +85C| ||PCA9534D,118|SO16|REEL 13" Q1/T1<br>*STANDARD MARK<br>SMD|1000|Tamb=40C to +85C| ||PCA9534D,512|SO16|STANDARD<br>MARKING * TUBE<br>DRY PACK|1920|Tamb=40C to +85C| ||PCA9534D,518|SO16|REEL 13" Q1/T1<br>*STANDARD MARK<br>SMD DP|1000|Tamb=40C to +85C| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **2 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **Table 2. Ordering options** _…continued_ |**Type number**|**Orderable**<br>**part number**|**Package**|**Packing method**|**Minimum**<br>**order quantity**|**Temperature**| |---|---|---|---|---|---| |PCA9534PW|PCA9534PW,112|TSSOP16|STANDARD<br>MARKING * IC'S<br>TUBE - DSC BULK<br>PACK|2400|Tamb=40C to +85C| ||PCA9534PW,118|TSSOP16|REEL 13" Q1/T1<br>*STANDARD MARK<br>SMD|2500|Tamb=40C to +85C| |PCA9534BS|PCA9534BS,118|HVQFN16|REEL 13" Q1/T1<br>*STANDARD MARK<br>SMD|6000|Tamb=40C to +85C| |PCA9534BS3|PCA9534BS3,118|HVQFN16|REEL 13" Q1/T1<br>*STANDARD MARK<br>SMD|6000|Tamb=40C to +85C| ## **4. Block diagram** **==> picture [369 x 227] intentionally omitted <==** **----- Start of picture text -----**<br> PCA9534<br>A0<br>IO0<br>A1<br>A2 IO1<br>8-bit IO2<br>SDASCL FILTERINPUT I [2] C-BUS/SMBus OUTPUTINPUT/ IO3<br>CONTROL PORTS IO4<br>write pulse IO5<br>read pulse IO6<br>VDD POWER-ON IO7<br>RESET<br>VSS VDD<br>LP INT<br>FILTER<br>002aac469<br>All I/Os are set to inputs at reset.<br>Fig 1. Block diagram of PCA9534<br>**----- End of picture text -----**<br> © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **3 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **5. Pinning information** ## **5.1 Pinning** **==> picture [396 x 353] intentionally omitted <==** **----- Start of picture text -----**<br> A0 1 16 VDD A0 1 16 VDD<br>A1 2 15 SDA A1 2 15 SDA<br>A2 3 14 SCL A2 3 14 SCL<br>IO0 4 13 INT IO0 4 13 INT<br>PCA9534D PCA9534PW<br>IO1 5 12 IO7 IO1 5 12 IO7<br>IO2 6 11 IO6 IO2 6 11 IO6<br>IO3 7 10 IO5 IO3 7 10 IO5<br>VSS 8 9 IO4 VSS 8 9 IO4<br>002aac465 002aac466<br>Fig 2. Pin configuration for SO16 Fig 3. Pin configuration for TSSOP16<br>terminal 1 terminal 1<br>index area index area<br>A2 1 12 SCL A2 1 12 SCL<br>IO0 2 11 INT IO0 2 11 INT<br>PCA9534BS PCA9534BS3<br>IO1 3 10 IO7 IO1 3 10 IO7<br>IO2 4 9 IO6 IO2 4 9 IO6<br>002aac467 002aac468<br>Transparent top view Transparent top view<br>Fig 4. Pin configuration for HVQFN16 Fig 5. Pin configuration for HVQFN16<br>(SOT629-1; 4 4 0.85 mm) (SOT758-1; 3 3 0.85 mm)<br>A1 A0 VDD SDA A1 A0 VDD SDA<br>16 15 14 13 16 15 14 13<br>5 6 7 8 5 6 7 8<br>IO3 VSS IO4 IO5 IO3 VSS IO4 IO5<br>**----- End of picture text -----**<br> ## **5.2 Pin description** |**Table 3.**<br>|**Pin description**|**Pin description**|**Pin description**| |---|---|---|---| |**Symbol**|**Pin**||**Description**| ||**SO16, TSSOP16**<br>|**HVQFN16**|| |A0|1<br>|15|address input 0| |A1|2<br>|16|address input 1| |A2|3<br>|1|address input 2| |IO0|4<br>|2|input/output 0| |IO1|5<br>|3|input/output 1| |IO2|6<br>|4|input/output 2| |IO3|7<br>|5|input/output 3| |VSS|8<br>|~~6~~[1]|ground supply voltage| |IO4|9<br>|7|input/output 4| |IO5|10<br>|8|input/output 5| All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 **Product data sheet** **Rev. 4 — 7 November 2017** **4 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **Table 3. Pin description** _…continued_ |**Symbol**|**Pin**|**Pin**|**Description**| |---|---|---|---| ||**SO16, TSSOP16**|**HVQFN16**|| |IO6|11|9|input/output 6| |IO7|12|10|input/output 7| |INT|13|11|interrupt output (open-drain)| |SCL|14|12|serial clock line| |SDA|15|13|serial data line| |VDD|16|14|supply voltage| - [1] HVQFN package die supply ground is connected to both VSS pin and exposed center pad. VSS pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region. ## **6. Functional description** “ ” Refer to Figure 1 Block diagram of PCA9534 . ## **6.1 Registers** ## **6.1.1 Command byte** ## **Table 4. Command byte** |**Command**|**Protocol**|**Function**| |---|---|---| |0|read byte|Input Port register| |1|read/write byte|Output Port register| |2|read/write byte|Polarity Inversion register| |3|read/write byte|Configuration register| The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read. ## **6.1.2 Register 0 - Input Port register** This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect. The default ‘X’ is determined by the externally applied logic level. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **5 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **Table 5. Register 0 - Input Port register bit description** |**Bit**|**Symbol**|**Access**|**Value**|**Description**| |---|---|---|---|---| |7|I7|read only|X|determined by externally applied logic level| |6|I6|read only|X|| |5|I5|read only|X|| |4|I4|read only|X|| |3|I3|read only|X|| |2|I2|read only|X|| |1|I1|read only|X|| |0|I0|read only|X|| ## **6.1.3 Register 1 - Output Port register** This register reflects the outgoing logic levels of the pins defined as outputs by Register 3. Bit values in this register have no effect on pins defined as inputs. Reads from this register return the value that is in the flip-flop controlling the output selection, **not** the actual pin value. **Table 6. Register 1 - Output Port register bit description** _Legend: * default value._ |**Bit**|**Symbol**|**Access**|**Value**|**Description**| |---|---|---|---|---| |7|O7|R|1*|reflects outgoing logic levels of pins defined as<br>outputs by Register 3| |6|O6|R|1*|| |5|O5|R|1*|| |4|O4|R|1*|| |3|O3|R|1*|| |2|O2|R|1*|| |1|O1|R|1*|| |0|O0|R|1*|| ## **6.1.4 Register 2 - Polarity Inversion register** This register allows the user to invert the polarity of the Input Port register data. If a bit in this register is set (written with ‘1’), the corresponding Input Port data is inverted. If a bit in this register is cleared (written with a ‘0’), the Input Port data polarity is retained. **Table 7. Register 2 - Polarity Inversion register bit description** _Legend: * default value._ |**Bit**|**Symbol**|**Access**|**Value**|**Description**| |---|---|---|---|---| |7|N7|R/W|0*|inverts polarity of Input Port register data<br>0 = Input Port register data retained (default value)<br>1 = Input Port register data inverted| |6|N6|R/W|0*|| |5|N5|R/W|0*|| |4|N4|R/W|0*|| |3|N3|R/W|0*|| |2|N2|R/W|0*|| |1|N1|R/W|0*|| |0|N0|R/W|0*|| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **6 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **6.1.5 Register 3 - Configuration register** This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At reset, the I/Os are configured as inputs. **Table 8. Register 3 - Configuration register bit description** _Legend: * default value._ |**Bit**|**Symbol**|**Access**|**Value**|**Description**| |---|---|---|---|---| |7|C7|R/W|1*|configures the directions of the I/O pins<br>0 = corresponding port pin enabled as an output<br>1 = corresponding port pin configured as input<br>(default value)| |6|C6|R/W|1*|| |5|C5|R/W|1*|| |4|C4|R/W|1*|| |3|C3|R/W|1*|| |2|C2|R/W|1*|| |1|C1|R/W|1*|| |0|C0|R/W|1*|| ## **6.2 Power-on reset** When power is applied to VDD, an internal Power-On Reset (POR) holds the PCA9534 in a reset condition until VDD has reached VPOR. At that point, the reset condition is released and the PCA9534 registers and state machine will initialize to their default states. Thereafter, VDD must be lowered below 0.2 V to reset the device. For a power reset cycle, VDD must be lowered below 0.2 V and then restored to the operating voltage. ## **6.3 Interrupt output** The open-drain interrupt output is activated when one of the port pins change state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the Input Port register is read. Note that changing an I/O from and output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. ## **6.4 I/O port** When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above VDD to a maximum of 5.5 V. If the I/O is configured as an output, then either Q1 or Q2 is enabled, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance paths that exist between the pin and either VDD or VSS. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **7 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **==> picture [403 x 298] intentionally omitted <==** **----- Start of picture text -----**<br> data from<br>shift register output port<br>register data<br>configuration<br>register VDD<br>data from<br>D Q Q1<br>shift register<br>FF<br>write configuration D Q<br>CK Q<br>pulse<br>FF<br>IO0 to IO7<br>write pulse CK<br>Q2<br>output port<br>register<br>VSS<br>input port<br>register<br>D Q<br>input port<br>FF register data<br>read pulse CK to INT<br>polarity inversion<br>register<br>data from<br>D Q polarity inversion<br>shift register<br>register data<br>FF<br>write polarity<br>CK<br>pulse<br>002aac470<br>**----- End of picture text -----**<br> **Remark:** At power-on reset, all registers return to default values. **Fig 6. Simplified schematic of IO0 to IO7** ## **6.5 Device address** **==> picture [261 x 86] intentionally omitted <==** **----- Start of picture text -----**<br> slave address<br>0 1 0 0 A2 A1 A0 R/W<br>fixed hardware<br>selectable<br>002aac471<br>Fig 7. PCA9534 device address<br>**----- End of picture text -----**<br> ## **6.6 Bus transactions** Data is transmitted to the PCA9534 registers using the Write mode as shown in Figure 8 and Figure 9. Data is read from the PCA9534 registers using the Read mode as shown in Figure 10 and Figure 11. These devices do not implement an auto-increment function, so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte has been sent. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **8 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **==> picture [440 x 137] intentionally omitted <==** **----- Start of picture text -----**<br> SCL 1 2 3 4 5 6 7 8 9<br>slave address command byte data to port<br>SDA S 0 1 0 0 A2 A1 A0 0 A 0 0 0 0 0 0 0 1 A DATA 1 A P<br>START condition R/W acknowledge acknowledge STOP<br>from slave from slave condition<br>acknowledge<br>from slave<br>write to port<br>tv(Q)<br>data out<br>data 1 valid<br>from port<br>002aac472<br>**----- End of picture text -----**<br> **Fig 8. Write to Output Port register** **==> picture [418 x 107] intentionally omitted <==** **----- Start of picture text -----**<br> SCL 1 2 3 4 5 6 7 8 9<br>slave address command byte data to register<br>SDA S 0 1 0 0 A2 A1 A0 0 A 0 0 0 0 0 0 1 1/0 A DATA A P<br>START condition R/W acknowledge acknowledge STOP<br>from slave from slave condition<br>acknowledge<br>from slave<br>data to<br>register<br>002aac473<br>**----- End of picture text -----**<br> ## **Fig 9. Write to Configuration register or Polarity Inversion register** **==> picture [438 x 155] intentionally omitted <==** **----- Start of picture text -----**<br> slave address<br>SDA S 0 1 0 0 A2 A1 A0 0 A command byte A (cont.)<br>START condition R/W acknowledge<br>from slave<br>acknowledge<br>from slave<br>slave address data from register data from register<br>(cont.) S 0 1 0 0 A2 A1 A0 1 A DATA (first byte) A DATA (last byte) NA P<br>(repeated) R/W acknowledge no acknowledge STOP<br>START condition from master from master condition<br>acknowledge<br>from slave<br>at this moment master-transmitter becomes master-receiver<br>and slave-receiver becomes slave-transmitter<br>002aac474<br>**----- End of picture text -----**<br> **Fig 10. Read from register** © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **9 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **==> picture [430 x 198] intentionally omitted <==** **----- Start of picture text -----**<br> SCL 1 2 3 4 5 6 7 8 9<br>slave address data from port data from port<br>SDA S 0 1 0 0 A2 A1 A0 1 A DATA 1 A DATA 4 NA P<br>START condition R/W acknowledge no acknowledge STOP<br>from master from master condition<br>acknowledge<br>from slave<br>read from<br>port<br>th(D) tsu(D)<br>data into<br>DATA 2 DATA 3 DATA 4<br>port<br>tv(INT_N) trst(INT_N)<br>INT<br>002aac475<br>This figure assumes the command byte has previously been programmed with 00h.<br>Transfer of data can be stopped at any moment by a STOP condition.<br>**----- End of picture text -----**<br> **Fig 11. Read Input Port register** © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **10 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **7. Application design-in information** **==> picture [470 x 274] intentionally omitted <==** **----- Start of picture text -----**<br> 5 V<br>VDD (5 V)<br>100 k Ω<br>10 k Ω 10 k Ω 10 k Ω 10 k Ω 2 k Ω<br>( × 3)<br>VDD VDD<br>MASTER<br>PCA9534<br>CONTROLLER SUBSYSTEM 1<br>SCL SCL IO0 (e.g., temp. sensor)<br>SDA SDA IO1 INT<br>IO2<br>RESET<br>INT INT IO3<br>SUBSYSTEM 2<br>IO4<br>(e.g., counter)<br>VSS IO5<br>IO6 A<br>IO7<br>enable controlled switch<br>A2 (e.g., CBT device)<br>A1<br>A0 B<br>VSS ALARM<br>SUBSYSTEM 3<br>(e.g., alarm system)<br>VDD<br>002aac476<br>**----- End of picture text -----**<br> Device address configured as 0100 100X for this example. IO0, IO1, IO2 configured as outputs. IO3, IO4, IO5 configured as inputs. IO6, IO7 are not used and must be configured as outputs. **Fig 12. Typical application** ## **7.1 Minimizing IDD when the I/O us used to control LEDs** When the I/Os are used to control LEDs, they are normally connected to VDD through a resistor as shown in Figure 12. Since the LED acts as a diode, when the LED is off the I/O VI is about 1.2 V less than VDD. The supply current, IDD, increases as VI becomes lower than VDD. Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the IOn pins greater than or equal to VDD when the LED is off. Figure 13 shows a high value resistor in parallel with the LED. Figure 14 shows VDD less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O VI at or above VDD and prevents additional supply current consumption when the LED is off. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **11 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **==> picture [396 x 168] intentionally omitted <==** **----- Start of picture text -----**<br> 3.3 V 5 V<br>VDD<br>VDD LED 100 k Ω VDD LED<br>IOn IOn<br>002aac660 002aac661<br>Fig 13. High value resistor in parallel with Fig 14. Device supplied by a lower voltage<br>the LED<br>**----- End of picture text -----**<br> ## **8. Limiting values** ## **Table 9. Limiting values** _In accordance with the Absolute Maximum Rating System (IEC 60134)._ |**Symbol**|**Parameter**|**Conditions**||**Min**|**Max**|**Unit**| |---|---|---|---|---|---|---| |VDD|supply voltage|||0.5|+6.0|V| |II|input current|||-|20|mA| |VI/O|voltage on an input/output pin|||VSS0.5|5.5|V| |IO(IOn)|output current on pin IOn|||-|50|mA| |IDD|supply current|||-|85|mA| |ISS|ground supply current|||-|100|mA| |Ptot|total power dissipation|||-|200|mW| |Tstg|storage temperature|||65|+150|C| |Tamb|ambient temperature|||40|+85|C| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **12 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **9. Static characteristics** **Table 10. Static characteristics** _VDD = 2.3 V to 5.5 V; VSS = 0 V; Tamb =_ _40_ _C to +85_ _C; unless otherwise specified._ |**Symbol**|**Parameter**|**Conditions**||**Min**|**Typ**|**Max**|**Unit**| |---|---|---|---|---|---|---|---| |**Supplies**|||||||| |VDD|supply voltage|||2.3|-|5.5|V| |IDD|supply current|operating mode; VDD= 5.5 V;<br>no load; fSCL= 100 kHz||-|104|175|A| |Istb|standby current|Standby mode; VDD= 5.5 V; no load;<br>fSCL= 0 kHz; I/O = inputs|||||| |||VI= VSS||-|0.25|1|A| |||VI= VDD||-|0.25|1|A| |VPOR|power-on reset voltage|no load; VI= VDDor VSS|[1]|-|1.7|2.2|V| |**Input SCL; input/output SDA**|||||||| |VIL|LOW-level input voltage|||0.5|-|+0.3VDD|V| |VIH|HIGH-level input voltage|||0.7VDD|-|5.5|V| |IOL|LOW-level output current|VOL= 0.4 V||3|6|-|mA| |IL|leakage current|VI= VDD= VSS||1|-|+1|A| |Ci|input capacitance|VI= VSS||-|5|10|pF| |**I/Os**|||||||| |VIL|LOW-level input voltage|||0.5|-|+0.8|V| |VIH|HIGH-level input voltage|||2.0|-|5.5|V| |IOL|LOW-level output current|VOL= 0.5 V; VDD= 2.3 V|[2]|8|10|-|mA| |||VOL= 0.7 V; VDD= 2.3 V|[2]|10|13|-|mA| |||VOL= 0.5 V; VDD= 3.0 V|[2]|8|14|-|mA| |||VOL= 0.7 V; VDD= 3.0 V|[2]|10|19|-|mA| |||VOL= 0.5 V; VDD= 4.5 V|[2]|8|17|-|mA| |||VOL= 0.7 V; VDD= 4.5 V|[2]|10|24|-|mA| |VOH|HIGH-level output voltage|IOH=8 mA; VDD= 2.3 V|[3]|1.8|-|-|V| |||IOH=10 mA; VDD= 2.3 V|[3]|1.7|-|-|V| |||IOH=8 mA; VDD= 3.0 V|[3]|2.6|-|-|V| |||IOH=10 mA; VDD= 3.0 V|[3]|2.5|-|-|V| |||IOH=8 mA; VDD= 4.75 V|[3]|4.1|-|-|V| |||IOH=10 mA; VDD= 4.75 V|[3]|4.0|-|-|V| |ILI|input leakage current|VI= VDD= VSS||1|-|+1|A| |Ci|input capacitance|||-|5|10|pF| |**Interrupt INT**|||||||| |IOL|LOW-level output current|VOL= 0.4 V||3|-|-|mA| |**Select inputs A0, A1, A2**|||||||| |VIL|LOW-level input voltage|||0.5|-|0.8|V| |VIH|HIGH-level input voltage|||2.0|-|5.5|V| |ILI|input leakage current|||1|-|1|A| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **13 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** - [1] VDD must be lowered to 0.2 V in order to reset part. - [2] Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 100 mA. - [3] The total current sourced by all I/Os must be limited to 85 mA. ## **10. Dynamic characteristics** ## **Table 11. Dynamic characteristics** |**Symbol**|**Parameter**|**Conditions**||**Standard-mode**<br>**I2C-bus**|**Standard-mode**<br>**I2C-bus**|**Fast-mode I2C-bus**|**Fast-mode I2C-bus**|**Unit**| |---|---|---|---|---|---|---|---|---| |||||**Min**|**Max**|**Min**|**Max**|| |fSCL|SCL clock frequency|||0|100|0|400|kHz| |tBUF|bus free time between a STOP and<br>START condition|||4.7|-|1.3|-|s| |tHD;STA|hold time (repeated) START condition|||4.0|-|0.6|-|s| |tSU;STA|set-up time for a repeated START<br>condition|||4.7|-|0.6|-|s| |tSU;STO|set-up time for STOP condition|||4.0|-|0.6|-|s| |tHD;DAT|data hold time|||0|-|0|-|s| |tVD:ACK|data valid acknowledge time||[1]|0.3|3.45|0.1|0.9|s| |tVD;DAT|data valid time||[2]|300|-|50|-|ns| |tSU;DAT|data set-up time|||250|-|100|-|ns| |tLOW|LOW period of the SCL clock|||4.7|-|1.3|-|s| |tHIGH|HIGH period of the SCL clock|||4.0|-|0.6|-|s| |tr|rise time of both SDA and SCL signals|||-|1000|20 + 0.1Cb[3]|300|ns| |tf|fall time of both SDA and SCL signals|||-|300|20 + 0.1Cb[3]|300|s| |tSP|pulse width of spikes that must be<br>suppressed by the input filter|||-|50|-|50|ns| |**Port timing**||||||||| |tv(Q)|data output valid time|||-|200|-|200|ns| |tsu(D)|data input setup time|||100|-|100|-|ns| |th(D)|data input hold time|||1|-|1|-|s| |**Interrupt timing**||||||||| |tv(INT_N)|valid time on pin INT|||-|4|-|4|s| |trst(INT_N)|reset time on pin INT|||-|4|-|4|s| - [1] tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW. - [2] tVD;DAT = minimum time for SDA data output to be valid following SCL LOW. - [3] Cb = total capacitance of one bus line in pF. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **14 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **==> picture [496 x 393] intentionally omitted <==** **----- Start of picture text -----**<br> 0.7 × VDD<br>SDA<br>0.3 × VDD<br>tBUF tr tf tHD;STA tSP<br>tLOW<br>0.7 × VDD<br>SCL<br>0.3 × VDD<br>tHD;STA tSU;STA tSU;STO<br>P S tHD;DAT tHIGH tSU;DAT Sr P<br>002aaa986<br>Fig 15. Definition of timing<br>START bit 7 STOP<br>protocol condition MSB bit 6 bit 0 acknowledge condition<br>(A6) (R/W) (A)<br>(S) (A7) (P)<br>tSU;STA tLOW tHIGH<br>1 / fSCL<br>SCL 0.7 × VDD<br>0.3 × VDD<br>tBUF tf<br>tr<br>SDA 0.7 × VDD<br>0.3 × VDD<br>tHD;STA tSU;DAT tHD;DAT tVD;DAT tVD;ACK tSU;STO<br>002aab175<br>Rise and fall times refer to VIL and VIH.<br>Fig 16. I [2] C-bus timing diagram<br>**----- End of picture text -----**<br> © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **15 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **11. Test information** **==> picture [213 x 88] intentionally omitted <==** **----- Start of picture text -----**<br> 6.0 V<br>open<br>VDD RL VSS<br>500 Ω<br>VI VO<br>PULSE<br>DUT<br>GENERATOR<br>RT CL<br>50 pF<br>002aab393<br>**----- End of picture text -----**<br> **==> picture [65 x 8] intentionally omitted <==** **----- Start of picture text -----**<br> RL = load resistor.<br>**----- End of picture text -----**<br> CL = load capacitance includes jig and probe capacitance. RT = termination resistance should be equal to the output impedance Zo of the pulse generators. **Fig 17. Test circuitry for switching times** **==> picture [199 x 53] intentionally omitted <==** **----- Start of picture text -----**<br> 500 Ω S1 2VDD<br>from output open<br>under test VSS<br>CL 500 Ω<br>50 pF<br>002aab881<br>**----- End of picture text -----**<br> ## **Fig 18. Test circuit** ## **Table 12. Test data** |**Test**|**Load**|**Load**|**Switch**| |---|---|---|---| ||**CL**|**RL**|| |tv(Q)|50 pF|500|2VDD| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **16 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **12. Package outline** ## **SO16: plastic small outline package; 16 leads; body width 7.5 mm** **==> picture [43 x 8] intentionally omitted <==** **----- Start of picture text -----**<br> SOT162-1<br>**----- End of picture text -----**<br> **==> picture [478 x 570] intentionally omitted <==** **----- Start of picture text -----**<br> D E A<br>X<br>c<br>y HE v M A<br>Z<br>16 9<br>Q<br>A2 A<br>A1 (A )3<br>pin 1 index<br>θ<br>L p<br>L<br>1 8 detail X<br>e w M<br>b p<br>0 5 10 mm<br>scale<br>DIMENSIONS (inch dimensions are derived from the original mm dimensions)<br>UNIT max.A A1 A2 A3 bp c D [(1)] E [(1)] e HE L Lp Q v w y Z (1) θ<br>0.3 2.45 0.49 0.32 10.5 7.6 10.65 1.1 1.1 0.9<br>mm 2.65 0.1 2.25 0.25 0.36 0.23 10.1 7.4 1.27 10.00 1.4 0.4 1.0 0.25 0.25 0.1 0.4 8o<br>0.012 0.096 0.019 0.013 0.41 0.30 0.419 0.043 0.043 0.035 0o<br>inches 0.1 0.01 0.05 0.055 0.01 0.01 0.004<br>0.004 0.089 0.014 0.009 0.40 0.29 0.394 0.016 0.039 0.016<br>Note<br>1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.<br>OUTLINE REFERENCES EUROPEAN<br>ISSUE DATE<br>VERSION IEC JEDEC JEITA PROJECTION<br>99-12-27<br> SOT162-1 075E03 MS-013<br>03-02-19<br>**----- End of picture text -----**<br> ## **Fig 19. Package outline SOT162-1 (SO16)** All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 **Product data sheet** **Rev. 4 — 7 November 2017** **17 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm** **==> picture [43 x 8] intentionally omitted <==** **----- Start of picture text -----**<br> SOT403-1<br>**----- End of picture text -----**<br> **==> picture [478 x 570] intentionally omitted <==** **----- Start of picture text -----**<br> D E A<br>X<br>c<br>y HE v M A<br>Z<br>16 9<br>Q<br>A2 (A )3 A<br>pin 1 index A1<br>θ<br>L p<br>L<br>1 8<br>detail X<br>w M<br>e b p<br>0 2.5 5 mm<br>scale<br>DIMENSIONS (mm are the original dimensions)<br>UNIT max.A A1 A2 A3 bp c D [(1)] E [(2)] e HE L Lp Q v w y Z (1) θ<br>mm 1.1 0.150.05 0.950.80 0.25 0.300.19 0.20.1 5.14.9 4.54.3 0.65 6.66.2 1 0.750.50 0.40.3 0.2 0.13 0.1 0.400.06 80oo<br>Notes<br>1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.<br>2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.<br>OUTLINE REFERENCES EUROPEAN<br>ISSUE DATE<br>VERSION IEC JEDEC JEITA PROJECTION<br>99-12-27<br> SOT403-1 MO-153<br>03-02-18<br>**----- End of picture text -----**<br> ## **Fig 20. Package outline SOT403-1 (TSSOP16)** All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 **Product data sheet** **Rev. 4 — 7 November 2017** **18 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 4 x 4 x 0.85 mm** **==> picture [43 x 8] intentionally omitted <==** **----- Start of picture text -----**<br> SOT629-1<br>**----- End of picture text -----**<br> **==> picture [478 x 559] intentionally omitted <==** **----- Start of picture text -----**<br> D B A<br>terminal 1<br>index area A<br>A1<br>E c<br>detail X<br>e1<br>C<br>1/2 e<br>e b v M C A B y1 C y<br>5 8 w M C<br>L<br>9<br>4<br>e<br>Eh e2<br>1/2 e<br>1<br>12<br>terminal 1<br>index area 16 13<br>Dh X<br>0 2.5 5 mm<br>scale<br>DIMENSIONS (mm are the original dimensions)<br>A [(1)]<br>UNIT max. A1 b c D [(1)] Dh E [(1)] Eh e e1 e2 L v w y y1<br>0.05 0.38 4.1 2.25 4.1 2.25 0.75<br>mm 1 0.2 0.65 1.95 1.95 0.1 0.05 0.05 0.1<br>0.00 0.23 3.9 1.95 3.9 1.95 0.50<br>Note<br>1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.<br>OUTLINE REFERENCES EUROPEAN<br>ISSUE DATE<br>VERSION IEC JEDEC JEITA PROJECTION<br>01-08-08<br> SOT629-1 - - - MO-220 - - -<br>02-10-22<br>**----- End of picture text -----**<br> **Fig 21. Package outline SOT629-1 (HVQFN16)** All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 **Product data sheet** **Rev. 4 — 7 November 2017** **19 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3 x 3 x 0.85 mm** **==> picture [43 x 8] intentionally omitted <==** **----- Start of picture text -----**<br> SOT758-1<br>**----- End of picture text -----**<br> **==> picture [478 x 559] intentionally omitted <==** **----- Start of picture text -----**<br> D B A<br>terminal 1<br>index area<br>E A<br>A1<br>c<br>detail X<br>e1 C<br>1/2 e<br>v M C A B y1 C y<br>e b<br>w M C<br>5 8<br>L<br>4 9<br>e<br>Eh e2<br>1/2 e<br>1 12<br>terminal 1 16 13<br>index area Dh<br>X<br>0 2.5 5 mm<br>scale<br>DIMENSIONS (mm are the original dimensions)<br>A [(1)]<br>UNIT max. A1 b c D [(1)] Dh E [(1)] Eh e e1 e2 L v w y y1<br>0.05 0.30 3.1 1.75 3.1 1.75 0.5<br>mm 1 0.2 0.5 1.5 1.5 0.1 0.05 0.05 0.1<br>0.00 0.18 2.9 1.45 2.9 1.45 0.3<br>Note<br>1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.<br>OUTLINE REFERENCES EUROPEAN<br>ISSUE DATE<br>VERSION IEC JEDEC JEITA PROJECTION<br>02-03-25<br> SOT758-1 - - - MO-220 - - -<br>02-10-21<br>**----- End of picture text -----**<br> **Fig 22. Package outline SOT758-1 (HVQFN16)** All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 **Product data sheet** **Rev. 4 — 7 November 2017** **20 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **13. Handling information** Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits. ## **14. Soldering** This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note _AN10365 “Surface mount reflow soldering description”_ . ## **14.1 Introduction to soldering** Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization. ## **14.2 Wave and reflow soldering** Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following: - Through-hole components - Leaded or leadless SMDs, which are glued to the surface of the printed circuit board Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging. The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable. Key characteristics in both wave and reflow soldering are: - Board specifications, including the board finish, solder masks and vias - Package footprints, including solder thieves and orientation - The moisture sensitivity level of the packages - Package placement - Inspection and repair - Lead-free soldering versus PbSn soldering ## **14.3 Wave soldering** Key characteristics in wave soldering are: © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **21 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** - Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave - Solder bath specifications, including temperature and impurities ## **14.4 Reflow soldering** Key characteristics in reflow soldering are: - Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 23) than a PbSn process, thus reducing the process window - Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board - Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 13 and 14 **Table 13. SnPb eutectic process (from J-STD-020C)** |**Package thickness (mm)**|**Package reflow temperature (****C)**|**Package reflow temperature (****C)**| |---|---|---| ||**Volume (mm3)**|| ||**< 350**|**350**| |< 2.5|235|220| |2.5|220|220| ## **Table 14. Lead-free process (from J-STD-020C)** |**Package thickness (mm)**|**Package reflow temperature (****C)**|**Package reflow temperature (****C)**|**Package reflow temperature (****C)**| |---|---|---|---| ||**Volume (mm3)**||| ||**< 350**|**350 to 2000**|**> 2000**| |< 1.6|260|260|260| |1.6 to 2.5|260|250|245| |> 2.5|250|245|245| Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 23. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **22 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **==> picture [320 x 207] intentionally omitted <==** **----- Start of picture text -----**<br> maximum peak temperature<br>= MSL limit, damage level<br>temperature<br>minimum peak temperature<br>= minimum soldering temperature<br>peak<br> temperature<br>time<br>001aac844<br>MSL: Moisture Sensitivity Level<br>**----- End of picture text -----**<br> **Fig 23. Temperature profiles for large and small components** For further information on temperature profiles, refer to Application Note _AN10365 “Surface mount reflow soldering description”_ . ## **15. Abbreviations** ## **Table 15. Abbreviations** |**Acronym**|**Description**| |---|---| |ACPI|Advanced Configuration and Power Interface| |CDM|Charged Device Model| |DUT|Device Under Test| |ESD|ElectroStatic Discharge| |FET|Field-Effect Transistor| |GPIO|General Purpose Input/Output| |HBM|Human Body Model| |I2C-bus|Inter-Integrated Circuit bus| |I/O|Input/Output| |LED|Light-Emitting Diode| |MM|Machine Model| |POR|Power-On Reset| |SMBus|System Management Bus| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **23 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **16. Revision history** **Table 16. Revision history** |**Document ID**|**Release date**|**Data sheet status**|**Change notice**|**Supersedes**| |---|---|---|---|---| |PCA9534 v.4|20171107|Product data sheet|201710002I|PCA9534_3| |Modifications:|**•** Table 10“<br>Static characteristics<br>”<br>:Corrected VPORtyp and max limit<br>**•** AddedSection 3.1“<br>Ordering options<br>”|||| |PCA9534_3|20061106|Product data sheet|-|PCA9534_2| |Modifications:|**•** The format of this data sheet has been redesigned to comply with the new identity guidelines of<br>NXP Semiconductors.<br>**•** Legal texts have been adapted to the new company name where appropriate.<br>**•** pin names I/O0 through I/O7 changed to IO0 through IO7<br>**•** added HVQFN16 (SOT758-1) package<br>**•** symbol (tpvand tPV) changed to tv(Q)<br>**•** symbol (tphand tPH) changed to th(D)<br>**•** symbol (tpsand tPS) changed to tsu(D)<br>**•** symbol (tivand tIV) changed to tv(INT_N)<br>**•** symbol (tirand tIR) changed to trst(INT_N)<br>**•** Figure 6“<br>Simplified schematic of IO0 to IO7<br>”<br>:removed ESD diodes<br>**•** Table 9“<br>Limiting values<br>”<br>:symbol “II/O, DC output current on an I/O” changed to “IO(IOn), output<br>current on pin IOn”<br>**•** Table 10“<br>Static characteristics<br>”<br>,sub-section “I/Os”: symbol IILchanged to ILI<br>**•** added Section 15“<br>Abbreviations<br>”|||| |PCA9534_2<br>(9397 750 13506)|20040930|Product data sheet|-|PCA9534_1| |PCA9534_1<br>(9397 750 12454)|20031202|Product data|ECN 853-2319 01-A14517<br>of 14 Nov 2003|-| © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **24 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **17. Legal information** ## **17.1 Data sheet status** |**Document status[1]**<br>**[2]**|**Product statu**~~**s**~~**[3]**|**Definition**| |---|---|---| |Objective [short] data sheet|Development|This document contains data from the objective specification for product development.| |Preliminary [short] data sheet|Qualification|This document contains data from the preliminary specification.| |Product [short] data sheet|Production|This document contains the product specification.| - [1] Please consult the most recently issued document before initiating or completing a design. - [2] The term ‘short data sheet’ is explained in section “Definitions”. - [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. ## **17.2 Definitions** **Draft —** The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. **Short data sheet —** A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. **Product specification —** The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. ## **17.3 Disclaimers** **Limited warranty and liability —** Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the _Terms and conditions of commercial sale_ of NXP Semiconductors. **Right to make changes —** NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. **Suitability for use —** NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk. **Applications —** Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect. **Limiting values —** Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. **Terms and conditions of commercial sale —** NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. **No offer to sell or license —** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **25 of 27** **PCA9534** **NXP Semiconductors** ## **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** **Export control —** This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. **Quick reference data —** The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. **Non-automotive qualified products —** Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ standard warranty and NXP Semiconductors’ product specifications. **Translations —** A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. ## **17.4 Trademarks** Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. **I[2] C-bus —** logo is a trademark of NXP B.V. ## **18. Contact information** For more information, please visit: **http://www.nxp.com** For sales office addresses, please send an email to: **salesaddresses@nxp.com** © NXP Semiconductors N.V. 2017. All rights reserved. PCA9534 All information provided in this document is subject to legal disclaimers. **Product data sheet** **Rev. 4 — 7 November 2017** **26 of 27** **PCA9534** **NXP Semiconductors** **8-bit I[2] C-bus and SMBus low power I/O port with interrupt** ## **19. Contents** |**1**|**General description . . . . . . . . . . . . . . . . . . . . . . 1**| |---|---| |**2**|**Features and benefits . . . . . . . . . . . . . . . . . . . . 1**| |**3**|**Ordering information. . . . . . . . . . . . . . . . . . . . . 2**| |3.1|Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2| |**4**|**Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3**| |**5**|**Pinning information. . . . . . . . . . . . . . . . . . . . . . 4**| |5.1|Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4| |5.2|Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4| |**6**|**Functional description . . . . . . . . . . . . . . . . . . . 5**| |6.1|Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5| |6.1.1|Command byte . . . . . . . . . . . . . . . . . . . . . . . . . 5| |6.1.2|Register 0 - Input Port register . . . . . . . . . . . . . 5| |6.1.3|Register 1 - Output Port register. . . . . . . . . . . . 6| |6.1.4|Register 2 - Polarity Inversion register . . . . . . . 6| |6.1.5|Register 3 - Configuration register . . . . . . . . . . 7| |6.2|Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . 7| |6.3|Interrupt output . . . . . . . . . . . . . . . . . . . . . . . . . 7| |6.4|I/O port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7| |6.5|Device address. . . . . . . . . . . . . . . . . . . . . . . . . 8| |6.6|Bus transactions . . . . . . . . . . . . . . . . . . . . . . . . 8| |**7**|**Application design-in information . . . . . . . . . 11**| |7.1|Minimizing IDDwhen the I/O us used to control| ||LEDs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11| |**8**|**Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 12**| |**9**|**Static characteristics. . . . . . . . . . . . . . . . . . . . 13**| |**10**|**Dynamic characteristics . . . . . . . . . . . . . . . . . 14**| |**11**|**Test information. . . . . . . . . . . . . . . . . . . . . . . . 16**| |**12**|**Package outline . . . . . . . . . . . . . . . . . . . . . . . . 17**| |**13**|**Handling information. . . . . . . . . . . . . . . . . . . . 21**| |**14**|**Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21**| |14.1|Introduction to soldering . . . . . . . . . . . . . . . . . 21| |14.2|Wave and reflow soldering . . . . . . . . . . . . . . . 21| |14.3|Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . 21| |14.4|Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 22| |**15**|**Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 23**| |**16**|**Revision history. . . . . . . . . . . . . . . . . . . . . . . . 24**| |**17**|**Legal information. . . . . . . . . . . . . . . . . . . . . . . 25**| |17.1|Data sheet status . . . . . . . . . . . . . . . . . . . . . . 25| |17.2|Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 25| |17.3|Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 25| |17.4|Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 26| |**18**|**Contact information. . . . . . . . . . . . . . . . . . . . . 26**| |**19**|**Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27**| Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. **© NXP Semiconductors N.V. 2017.** **All rights reserved.** For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com **Date of release: 7 November 2017 Document identifier: PCA9534**
Updated at February 9, 2023
NXP Semiconductors is a global leader in secure connectivity solutions, driving innovation across the automotive, industrial, IoT, mobile, and communications infrastructure markets. By developing advanced, purpose-built technologies, NXP enables devices to sense, think, connect, and act intelligently, delivering rigorously tested components that make the connected world safer and more efficient. Within the semiconductor space, NXP is highly regarded for its extensive range of high-performance integrated circuits and discrete devices. The brand's portfolio excels in drivers and interfaces, featuring a comprehensive selection of I/O expanders designed to streamline complex system architectures. For demanding high-frequency and wireless applications, NXP provides industry-leading RF FETs and RF/PIN diodes engineered to deliver exceptional signal integrity, efficiency, and reliability. The NXP product lineup further extends to essential discrete components, including versatile bipolar transistors, JFETs, and small signal diodes optimized for precision switching and amplification. Additionally, the portfolio supports advanced automation and smart applications with precision IC sensors, such as MEMS accelerometers, alongside specialized power management solutions like AC/DC LED driver ICs and single MOSFETs for cutting-edge electronics design.
About Novapart
Novapart is a B2B electronic component broker specialising in stock shortages and cost reduction. We source hard-to-find parts and identify compliant alternatives across a catalogue of 410,000+ components from 500+ manufacturers.
Learn more →Stock Shortage Specialist
When a component is unavailable, discontinued or has an unacceptable lead time, we tap into our network of vetted European and Asian distributors to source what you need — without compromising on quality or traceability.
Request a quote →Compliant Alternatives
We identify pin-to-pin, electrically equivalent substitutes that meet the same certifications (RoHS, AEC-Q100, REACH) as your original specification — validated against datasheets, not just part numbers. Often at a lower cost.
BOM Analysis service →