LYT2004K

## **LYT2002-2005 LYTSwitch-2** Family 

**==> picture [82 x 39] intentionally omitted <==**

Energy-Efficient, Accurate Primary-Side Regulation CC/CV Switcher for LED Lighting Applications 

## **Product Highlights** 

## **Accurate CC Regulation, Meets ±3% in a Typical Design[1]** 

**==> picture [85 x 38] intentionally omitted <==**

## **Controller Automatically Compensates For:** 

- Transformer inductance variation 

- External component changes with temperature 

- Input line voltage variations 

- This enhances production yield 

## **Cost-Effective, Small Size Designs** 

- Eliminates the optocoupler and secondary CC control circuitry 

- Eliminates control loop compensation circuitry 

- Frequency-jitter greatly reduces EMI filter cost 

- Programmable switching frequency reduces transformer size 

- 725 V switching power MOSFET enables clampless flyback designs 

**==> picture [239 x 69] intentionally omitted <==**

**----- Start of picture text -----**<br>
AC<br>IN<br>LYTSwitch-2<br>PI-7037a-051914<br>D<br>FB<br>BP<br>S<br>**----- End of picture text -----**<br>


Figure 1. Typical Flyback Implementation – Not a Simplified Circuit. 

## **Advanced Protection/Safety Features** 

- Auto-restart protection reduces power delivered by >90% for output short-circuit and control loop faults (open and short-circuit components) 

- Hysteretic thermal shutdown – with automatic recovery 

- Meets high-voltage creepage requirements between DRAIN and all other pins both on the PCB and at the package 

## **EcoSmart** ™ **– Energy Efficient** 

- No-load consumption <30 mW[1] 

- No current sense resistors – maximizes efficiency 

## **Green Package** 

- All parts are halogen free and RoHS compliant 

## **Applications** 

- LED bulbs, down lights, luminaires, ballasts and T8 tubes 

## **Description** 

The LYTSwitch™-2 family of ICs dramatically simplifies low power CC LED drivers by eliminating the optocoupler and secondary control circuitry.  The family introduces a revolutionary control technique which provides accurate output current regulation, compensating for transformer and external component variations, and device parameter tolerances as well as input voltage variations. 

The device incorporates a high-voltage switching MOSFET, an ON/OFF control state-machine, a high-voltage switched current source for self-biasing, frequency jitter to reduce EMI, cycle-by-cycle current limit and hysteretic thermal shutdown circuitry into a monolithic IC.  This high level of integration enables cost-effective designs with very few external components, reducing solution cost and driver size. 

## **Output Power Table[2]** 

|**Product5**|90-308 VAC|90-308 VAC|
|---|---|---|
||Enclosed Bulb3|Ballast Driver4|
|**LYT2002D**<br>**LYT2003D**<br>**LYT2004D**<br>**LYT2004E/K**<br>**LYT2005E/K**|5 W<br>6 W<br>7 W<br>9 W<br>10 W|6 W<br>7 W<br>8 W<br>10 W<br>12 W|



Table 1.    Output Power Table. 

Notes: 

1. Nominal input and bias supply applied to BYPASS pin. 

2. Performance for typical design. 

3. Maximum continuous power in a typical non-ventilated bulb measured at +50 °C ambient, device TJ ≤ 100 °C. 

4. Maximum practical continuous power in an open frame design with adequate heat sinking, measured at +50 °C. 

5. Packages: D: SO-8C, E: eSIP-7C, K: eSOP-12B. 

LYTSwitch-2 parts minimize energy consumption when the output is unloaded.  Practical designs can easily achieve less than 30 mW no-load consumption. 

The 725 V power MOSFET used in LYTSwitch-2 devices increases the circuits’ ability to withstand input surge.  In addition, each package is designed to maximize the creepage distance between high-voltage pins and logic level inputs.  This increased pin spacing increases driver lifetime and reliability in polluted environments.  These in-built protection features also protect the entire circuit from excess temperature operation, increasing lifetime in thermally challenging environments. 

September 2015 

www.power.com 

This Product is Covered by Patents and/or Pending Patent Applications. 

**LYT2002-2005** 

**==> picture [513 x 327] intentionally omitted <==**

**----- Start of picture text -----**<br>
DRAIN<br>(D)<br>REGULATOR<br>BYPASS<br>6 V<br>(BP)<br>+<br>+ OUTFB Reset 6 V5 V -<br>FEEDBACK(FB) VTH - D Q MACHINESTATE VILIMIT<br>tSAMPLE-OUT<br>ILIM Drive<br>DCMAX<br>FAULT<br>6.5 V FB AUTO-RESTART<br>OPEN-LOOP<br>INDUCTANCE tSAMPLE-INPUT THERMAL<br>SHUTDOWN<br>CORRECTION<br>DCMAX<br>tSAMPLE-OUT SAMPLE<br>tSAMPLE-INPUT DELAY<br>OSCILLATOR<br>SOURCE<br>(S)<br>SOURCE CONSTANT ILIM VILIMIT<br>(S) CURRENT Current Limit<br>Comparator LEADING<br>EDGE<br>BLANKING<br>PI-7302-061214<br>+<br>-<br>**----- End of picture text -----**<br>


Figure 2. Functional Block Diagram. 

## **Pin Functional Description** 

## **DRAIN (D) Pin:** 

Power MOSFET drain connection.  It also provides internal operating current during start-up and in steady-state operation. 

## **BYPASS (BP) Pin:** 

Connection point for the external 1 mF bypass capacitor connected to the internally generated 6 V supply. 

## **FEEDBACK (FB) Pin:** 

Controls switching of the power MOSFET during normal operation.  This pin senses the AC voltage on the bias winding. Input is used to regulate both the output voltage in CV mode and output current in CC mode based on voltage across the bias winding in the flyback portion of the switching cycle.  The internal inductance correction circuit uses voltage on the bias winding during forward part of the switching cycle to sense the bulk capacitor voltage. 

## **SOURCE (S) Pin:** 

Connected to the MOSFET source and is used for high-voltage power and control circuit common returns. 

**==> picture [249 x 291] intentionally omitted <==**

**----- Start of picture text -----**<br>
E Package<br>(eSIP-7C)<br>Exposed Pad<br>(On Back Side)<br>Internally<br>Connected to<br>SOURCE Pin<br>D Package (SO-8C)<br>FB 1 8 S<br>BP 2 7 S<br>1 2 3 4 5 7<br>6 S<br>D 4 5 S<br>Exposed Pad (On Bottom)<br>Internally Connected to  K Package<br>SOURCE Pin (eSOP-12B)<br>FB 1 12 S<br>BP 2 11 S<br>NC 3 10 S<br>NC 4 9 S<br>8 S<br>D 6 7 S<br>PI-6906-051614<br>FB BP NC NC S D<br>**----- End of picture text -----**<br>


Figure 3. Pin Configuration. 

**2** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **LYTSwitch-2 Functional Description** 

The LYTSwitch-2 IC combines a high-voltage power MOSFET switch with a power supply controller in one device.  Similar to the LinkSwitch™-LP and TinySwitch™-III ICs it uses an ON/OFF control to regulate the output voltage.  In addition, the switching frequency is modulated to regulate the output current to provide a constant current characteristic.  The LYTSwitch-2 controller consists of an oscillator, feedback (sense and logic) circuit, 6 V regulator, over-temperature protection, frequency jittering, current limit circuit, leading-edge blanking, inductance correction circuitry, frequency control for constant current regulation and ON/OFF state-machine for CV control. 

## **Inductance Correction Circuitry** 

If the primary magnetizing inductance is either too high or low the converter will automatically compensate for this by adjusting the oscillator frequency.  Since this controller is designed to operate in discontinuous-conduction mode the output power is directly proportional to the set primary inductance and its tolerance can be completely compensated with adjustments to the switching frequency. 

## **Constant Current (CC) Operation** 

As the output voltage and therefore the flyback voltage across the bias winding ramps up, the FEEDBACK pin voltage increases.  The switching frequency is adjusted as the FEEDBACK pin voltage increases to provide a constant output current regulation.  The constant current circuit and the inductance correction circuit are designed to operate concurrently in the CC region. 

## **Constant Voltage (CV) Operation** 

As the FEEDBACK pin approaches 2 V from the constant current regulation mode, the power supply transitions into CV operation. The switching frequency at this point is at its maximum value, corresponding to the peak power point of the CV/CC characteristic. The controller regulates the FEEDBACK pin voltage to remain at FEEDBACK pin threshold (VFBTH) using an ON/OFF state-machine. The FEEDBACK pin voltage is sampled 2.5 ms after the turn-off of the high-voltage switch.  At light loads the current limit is also reduced to decrease the transformer flux density and the FEEDBACK pin sampling is done earlier. 

## **Auto-Restart and Open-Loop Protection** 

In the event of a fault condition such as an output short or an open-loop condition the LYTSwitch-2 IC enters into an appropriate protection mode. 

In the event the FEEDBACK pin voltage during the flyback period falls below 0.7 V before the FEEDBACK pin sampling delay (~2.5 ms) for a duration in excess of ~450 ms (auto-restart on-time (tAR-ON) the converter enters into auto-restart, wherein the power MOSFET is disabled for 1.2 seconds.  The auto-restart alternately enables and disables the switching of the power MOSFET until the fault condition is removed. 

In addition to the conditions for auto-restart described above, if the sensed FEEDBACK pin current during the forward period of the conduction cycle (switch “on” time) falls below 120 mA, the converter annunciates this as an open-loop condition (top resistor in potential divider is open or missing) and reduces the auto-restart time from 450 ms to approximately 6 clock cycles (90 ms), whilst keeping the disable period of 2 seconds. 

## **Over-Temperature Protection** 

The thermal shutdown circuitry senses the die temperature.  The threshold is set at 142 °C typical with a 60 °C hysteresis.  When the die temperature rises above this threshold (142 °C) the power MOSFET is disabled and remains disabled until the die temperature falls by 60 °C, at which point the MOSFET is re-enabled. 

## **Current Limit** 

The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold (ILIMIT), the power MOSFET is turned off for the remainder of that cycle.  The leading edge blanking circuit inhibits the current limit comparator for a short time (tLEB) after the power MOSFET is turned on.  This leading edge blanking time has been set so that current spikes caused by capacitance and rectifier reverse recovery time will not cause premature termination of the MOSFET conduction.  The LYTSwitch-2 IC also contains a “di/dt” correction feature to minimize CC variation across the input line range. 

## **6 V Regulator** 

The 6 V regulator charges the bypass capacitor connected to the BYPASS pin to 6 V by drawing a current from the voltage on the DRAIN pin, whenever the MOSFET is off.  The BYPASS pin is the internal supply voltage node.  When the MOSFET is on, the device runs off of the energy stored in the bypass capacitor.  Extremely low power consumption of the internal circuitry allows the LYTSwitch-2 IC to operate continuously from the current drawn from the DRAIN pin. A bypass capacitor value of 1 mF is sufficient for both high frequency decoupling and energy storage. 

**3** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **Applications Example** 

**==> picture [518 x 309] intentionally omitted <==**

**----- Start of picture text -----**<br>
R1<br>3.9 k Ω<br>1/8 W<br>R3 T1 22 V - 48 V,<br>220 k Ω EE19 180 mA<br>1 10<br>3.9 mHL1 470 pF1 kVC3 US1GD3 100 63 VC6 µ F 1.2 MR10 Ω RTNTP3<br>2 9<br>TP4<br>R6<br>R4 R5 2  Ω C7<br>BR1 560  Ω 560  Ω 5 1/8 W 1 nF<br>B10S-G 500 V<br>1000 V<br>F1 D1<br>L 2 A S1ML 4<br>TP1 C1 C2<br>90 - 265 400 V12  µ F 400 V12  µ F<br>VAC R7<br>N BAV21W-7-FD2 60.4 k1% Ω<br>LYTSwitch-2<br>TP2 U1 1/8 W<br>LYT2004E<br>D<br>FB<br>BP<br>R2<br>3.9 k1/8 W Ω S C4 12 kR9 Ω C5 6.98 kR8 Ω<br>1  µ F 1/8 W 1  µ F 1%<br>50 V 50 V 1/8 W<br>L2<br>3.9 mH PI-7280-051414<br>**----- End of picture text -----**<br>


Figure 4. Energy Efficient 8.6 W LED Power Supply (>86 % Average Efficiency, <30 mW No-load Input Power). 

## **Circuit Description** 

This circuit shown in Figure 4 is configured as a primary-side regulated flyback power supply utilizing the LYT2004E from the LYTSwitch-2 family of ICs.  This type of LED driver design is typical for an external ballast application where safety isolation is required while power factor correction is not.  The output can drive an LED load from 48 V to 22 V with a constant output current of 180 mA ±5% across input range of 90 VAC to 265 VAC and ambient temperature range of 0 ºC to 60 ºC.  It has an average efficiency of >86% and <30 mW no-load input power measured at nominal input voltages (i.e. 115 VAC and 230 VAC).  This design easily meets the most stringent current energy efficiency requirements. 

## **Input Filter** 

AC input power is rectified by bridge diode BR1.  The rectified DC is filtered by the bulk storage capacitors C1 and C2.  Inductor L1, L2, C1 and C2 form a pi (π) filter, which attenuates conducted differential-mode EMI.  Resistors R1 and R2 placed across the inductors damp the Q to improve frequency noise filtering without reducing low frequency noise attenuation.  A small value Y capacitor (C7) across the transformer was used to reducer common-mode noise currents. The fuse F1 provides protection against catastrophic failure.  This can be replaced by a fusible resistor for cost reduction but should be suitably rated (and typically a wire wound type) to withstand the instantaneous dissipation experienced during input capacitor charging when first connected to the AC line. 

## **LYT2004 Primary** 

The LYTSwitch-2 family (U1) incorporates the power switching device, oscillator, CC/CV control engine, start-up, and protection functions. The integrated 725 V power MOSFET provides a large drain voltage margin in universal input AC applications, increasing reliability and also reducing the output diode voltage stress by permitting the use of higher transformer turns ratios.  The device is completely selfpowered from the BYPASS pin and decoupling capacitor C4. 

The optional bias supply formed by D2 and C5 and R6 provides operating current to U1 via resistor R9.  This reduces the no-load consumption from 200 mW to less than 30 mW.  The bias supply also increases light load efficiency. 

The rectified and filtered input voltage is applied to one side of the primary winding of T1.  The other side of the transformer’s primary winding is driven by the integrated power MOSFET in U1.  The leakage inductance drain voltage spike is limited by an RCD-R clamp consisting of D1, R3, R4, R5, and C3. 

## **Output Rectification** 

The output from the transformer is rectified by D3, a 1 A, 400 V ultrafast recovery type diode (for higher efficiency), and filtered by C6.  In this application C6 was sized to meet a (typical) ripple requirement of less than 10% without the need for an additional LC post filter. 

**4** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

A pre-load resistor R10 was employed to discharge the output capacitor and extinguish the LED light immediately after turn-off.  The resistor will also keep the output from rising higher than the permitted maximum output voltage (usually determined by the output capacitor voltage rating) when the load is disconnected. 

## **Output Regulation** 

The LYTSwitch-2 family regulates the output using ON/OFF control in the constant voltage (CV) regulation region of the output characteristic and frequency control for the constant current (CC) region.  The feedback resistors (R7 and R8) were selected using standard 1% resistors to center both the nominal output voltage and constant current regulation thresholds.  Resistor R6 acts as filter to limit the voltage spike (caused by the coupling of the bias winding to the primary winding), improving regulation. 

## **Key Application Considerations** 

## **Output Power Table** 

The data sheet maximum output power table (Table 1) represents the maximum practical continuous output power that can be obtained under the following assumed conditions: 

1. The minimum DC bus voltage is 100 V at 90 VAC input.  The value of the input capacitance should be made large enough to meet this requirement for AC input designs – typically 2-3 mF/W for low-line or universal input designs and 1-2 mF/W for high-line input designs. 

2. The secondary output rectifier diode should withstand peak inverse voltage (PIV) for 55 V output voltage for open load condition. 

3. Assume efficiency of >80%. 

4. Discontinuous mode operation (KP >1.3). 

5. The LYTSwitch-2 part is either board mounted with SOURCE pins soldered to a sufficient area of copper to keep the SOURCE pin temperature at or below 100 °C, or (in the case of the E package) attached to a sufficiently sized heat sink to limit device temperature to below 110 °C. 

6. Ambient temperature of less than 50 °C for open frame designs and an internal enclosure temperature of 60 °C for enclosed ballast-type designs. 

Note: Higher output powers are achievable if an output CC tolerance > ±10% is acceptable, and allowing the device to be operated at a higher SOURCE pin temperature. 

## **Output Tolerance** 

LYTSwitch-2 K and E package parts provides an overall CC mode output current tolerance of ±5% including line voltage, normal board-to-board component variation and across a temperature range of 0 °C to 110 °C.  For the D package (SO-8) additional CC variance may occur due to stress caused by manufacturing (i.e. solder-wave immersion or IR reflow). 

A sample power supply build is recommended to verify production tolerances for each design. 

## **LYTSwitch-2 Layout Considerations** 

## **Circuit Board Layout** 

The LYTSwitch-2 family of ICs present a highly integrated power supply solution that integrates, both, the controller and the highvoltage power MOSFET onto a single die.  The presence of high switching currents and voltages together with analog signals makes it especially important to follow good PCB design practice to ensure stable and trouble free operation of the power supply.  See Figures 5 and 6 for a recommended circuit board layout for LYTSwitch-2. 

When designing a printed circuit board layout for the LYTSwitch-2 based power supply, it is important to follow these guidelines: 

## **Single Point Grounding** 

Use a single point (Kelvin) connection at the negative terminal of the input filter capacitor for the LYTSwitch-2 SOURCE pin and bias winding return.  This improves surge capabilities by returning surge currents from the bias winding directly to the input filter capacitor. 

## **Bypass Capacitor** 

The BYPASS pin capacitor should be located as close as possible to the SOURCE and BYPASS pins for effective noise decoupling. 

## **Feedback Resistors** 

Place the feedback resistors (R7 and R8) very close to the FEEDBACK pin of the LYTSwitch-2 device.  This minimizes noise coupling. 

## **Thermal Considerations (D and K Package)** 

The copper area connected to the SOURCE pins provides heat sinking. A good estimate of expected power dissipation is to assume is that the LYTSwitch-2 will dissipate 5% of the output power.  Provide enough copper area to keep the SOURCE pin temperature below 100 °C.  Higher temperatures are allowable but output current (CC) tolerance will increase.  In this case a maximum SOURCE pin temperature below 100 °C is recommended to provide margin for part-to-part R variation. DS(ON) 

## **Secondary Loop Area** 

To minimize leakage inductance and EMI the area of the loop contained within the connections between the secondary winding (T1), the output diode (D3) and the output filter capacitor (C6) should be minimized.  In addition, sufficient copper area should be to the rectifier diode for heat sinking  preferably connected to the quiet cathode terminal.  A large anode area can increase high frequency radiated EMI. 

## **Electrostatic Discharge Spark Gap** 

A trace is placed at one of the AC line inputs to form one electrode of a spark gap.  The other electrode on the secondary is formed by the output return node.  The spark gap directs most ESD energy from the secondary back to the AC input during a surge event.  The trace from the AC input to the spark gap electrode should be spaced away from other traces to prevent unwanted arcing occurring and possible circuit damage.  If R1 and R2 are removed additional spark gaps across the EMI filter inductors (L1 and L2) to prevent excessive build-up of voltage across them during surge. 

## **BYPASS Pin Capacitor Selection** 

A 1 mF BYPASS pin capacitor is recommended.  The capacitor voltage rating should be greater than 7 V.  The capacitor can be ceramic or electrolytic but tolerance of capacitor should be ≤ ±50%.  The capacitor must be physically located close to the LYTSwitch-2 BYPASS pin for effective noise decoupling. 

**5** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** ~~rr~~ 

Figure 5. PCB Layout Example using SO-8C Package. 

## **Drain Clamp Optimization** 

LYTSwitch-2 ICs use primary-side sensing to regulate the output. The voltage that appears on the primary winding is a reflection of the secondary winding voltage while the internal is off.  Leakage inductance induced ringing can affect output regulation.  Optimizing the drain clamp to minimize high frequency ringing will give the best regulation. Figure 7 shows the desired drain voltage waveform; while Figure 8 shows a large undershoot due to a leakage inductance induced ring. Ringing can be reduced (and hence regulation improved) by adjusting the value of the resistor in series with the primary clamp diode. 

## **Addition of a Bias Circuit for Higher Light Load Efficiency and Lower No-load Input Power Consumption** 

The addition of a bias circuit can decrease the no-load input power from ~200 mW to less than 30 mW at 230 VAC input. 

The power supply schematic shown in Figure 4 has the bias circuit incorporated.  Diode D2, C5 and R9 form the bias circuit. 

Diode D2 rectifies the output and C5 is the filter capacitor.  A 1 mF capacitor is recommended to maintain the minimum  bias voltage at low switching frequencies. 

The recommended current into the BYPASS pin is equal to IC supply current (~0.5 mA) at the minimum bias winding voltage.  The BYPASS pin current should not exceed 3 mA at the maximum bias winding voltage.  The value of R9 is calculated according to (VBIAS-VBP)/IS2, where VBIAS (10 V typical) is the voltage across C5, IS2 (0.5 mA typ.) is the IC supply current and VBP (6.2 V typ.) is the BYPASS pin voltage. 

Figure 6. PCB Layout Example using eSIP Package. 

## **Quick Design Checklist** 

As with any power supply design, all LYTSwitch-2 family designs should be verified on the bench to make sure that component specifications are not exceeded under worst-case conditions.  The following set of tests is strongly recommended: 

1. Maximum drain voltage – Verify that the peak VDS does not exceed 680 V at the highest input voltage and maximum output power. 

2. Drain current – At maximum ambient temperature, maximum and minimum input voltage and maximum output load, review drain current waveforms at start-up for any signs of transformer saturation or excessive leading edge current spikes.  LYTSwitch-2 devices have a leading edge blanking time to prevent premature termination of the ON-cycle, but limit leading edge spikes to less than the maximum time as specified in the data sheet. 

3. Thermal check – At maximum output power, for both minimum and maximum input voltage and maximum ambient temperature; verify that temperature limits are not exceeded for LYTSwitch-2, transformer, output diodes and output capacitors.  Thermal margin should be provided to allow for part-to-part variation in the RDS(ON) of the LYTSwitch-2 device.  For optimum regulation, a SOURCE pin temperature of 90 ºC is recommended. 

## **Design Tools** 

Up-to-date information on design tools can be found at the Power Integrations web site: www.power.com 

The parameters IS2 and VBP are provided in the parameter table of the LYTSwitch-2 data sheet.  Diode D2 can be a low-cost type such as FR102, 1N4148 or BAV19/20/21. 

**6** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** An overshoot is acceptable Negative ring may increase output ripple and/or degrade output regulation ~~Fefs~~ Figure 7.     Desired Drain Voltage Waveform with Minimal Leakage Ringing Figure 8. Undesirable Drain Voltage Waveform with Large Leakage Ring Undershoot. Undershoot. 

**==> picture [477 x 291] intentionally omitted <==**

**----- Start of picture text -----**<br>
R1 C7<br>10 k Ω 1 nF<br>1/8 W 500 VAC<br>R2 D3<br>220 k Ω 1 10 UF5404 48 V<br>470 L1 µ H 1000 pF630 VC3 100 C6 µ F 130 kR10 Ω J5<br>100 V<br>RTN<br>2 9<br>J6<br>NC<br>R4<br>100  Ω<br>BR1 5<br>B10S-G<br>1000 V D1<br>F1 S1ML<br>L 2 A 4<br>T1<br>J2 C1 C2 EE19<br>90 - 265 4.7 400 V µ F 400 V33  µ F<br>VAC R7<br>N 140 k Ω<br>1%<br>LYTSwitch-2<br>J1 U1 1/8 W<br>LYT2005E<br>D<br>FB<br>BP<br>R8<br>S C4 8.06 k Ω<br>50 V1  µ F 1/8 W1%<br>PI-7284-043014<br>**----- End of picture text -----**<br>


Figure 9.     Example Schematic of LYTSwitch-2 Flyback Power Supply without Bias Supply. 

**7** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **Absolute Maximum Ratings[(1,6)]** 

|DRAIN Voltage .........................................................-0.3 V to 725 V|Notes:|
|---|---|
|DRAIN Pin Peak Current(5):  LYT2002 ......................... 504 (750) mA(2)|1. All voltages referenced to SOURCE, TA= 25°C.|
|LYT2003 ......................... 654 (980) mA(2)|2. Higher peak Drain current allowed while Drain to Source|
|LYT2004 ........................686 (1029) mA(2)|voltage does not exceed 400 V.|
|LYT2005 ........................784 (1176) mA(2)|3. Duration not to exceed 2 ms.|
|Peak Negative Pulsed Drain Current .................................. -100 mA(3)|4. Normally limited by internal circuitry.|
|FEEDBACK Pin Voltage  ................................................... -0.3 to 9 V|5. 1/16 in. from case for 5 seconds.|
|FEEDBACK Pin Current .........................................................100 mA|6.  Absolute Maximum Ratings specifed may be applied, one|
|BYPASS Pin Voltage ........................................................ -0.3 to 9 V|at a time without causing permanent damage to the|
|Storage Temperature  ................................................. -65 to 150 °C|product. Exposure to Absolute Maximum Ratings for|
|Operating Junction Temperature(4)............................... -40 to 150 °C|extended periods of time may affect product reliability.|
|Lead Temperature(5).............................................................. 260°C||



## **Thermal Resistance** 

- Thermal Resistance: D Package: Notes: (qJA)  ......................................100 °C/W[(2)] , 80 °C/W[(3) ] 1. Measured on pin 8 (SOURCE) close to plastic interface. (qJC)[(1)] .........................................................30 °C/W 2. Soldered to 0.36 sq. in. (232 mm[2] ), 2 oz. (610 g/m[2] ) copper clad. E Package 3. Soldered to 1 sq. in. (645 mm[2] ), 2 oz. (610 g/m[2] ) copper clad. ((qqJAJC) .............................................. 105 °C/W) ..................................................2 °C/W[(4) ][(5) ] 4.  Free standing with no heat sink.  5.  Measured at the back surface of tab. 6.  Soldered (including exposed pad for K package) to typical 

- K Package ((qqJAJC)  ..............................45 °C/W) ..................................................2 °C/W[(6)] , 38 °C/W[(7)][(5)] 7.  Soldered (including exposed pad for K package) to typical application PCB with a heat sinking area of 0.36 sq. in.  (232 mm[2] ), 2 oz. (610 g/m[2] ) copper clad. application PCB with a heat sinking area of 1 sq. in. (645 mm[2] ), 2 oz. (610 g/m[2] ) copper clad. 

|**Parameter**|**Symbol**|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Min**|**Typ**|**Max**|**Units**|
|---|---|---|---|---|---|---|---|
|**Control Functions**||||||||
|**Programmable**<br>**Maximum Frequency**|fOSC|TJ= 25 °C<br>tON×IFB= 1.4 mA-ms<br>See Note A|VFB= VFBth|||85|kHz|
|**Minimum Operation**<br>**Frequency**|fOSC(MIN)|TJ= 25 °C<br>VFB= VFBth|LYT2002-2003|300|330|365|Hz|
||||LYT2004|775|850|930||
||||LYT2005|510|580|645||
|**Frequency Ratio**<br>**(Constant Current)**|fRATIO(CC)|TJ= 25 °C<br>Between VFB= 1.0 V and VFB= 1.6 V||1.550|1.593|1.635||
|**Frequency Ratio**<br>**(Inductance**<br>**Correction)**|fRATIO(IC)|Between tON×IFB= 1.4 mA and<br>tON×IFB= 2 mA-ms||1.160|1.210|1.260||
|**Frequency Jitter**||Peak-to-Peak Jitter Compared to Average<br>Frequency, TJ= 25 °C|||±7||%|



**8** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

|**Parameter**|**Symbol**|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Min**|**Typ**|**Max**|**Units**|
|---|---|---|---|---|---|---|---|
|**Control Functions (cont.)**||||||||
|**Maximum Duty Cycle**|DCMAX|See Notes D, E|||55||%|
|**FEEDBACK Pin Voltage**|VFB(TH)|CBP= 1mF|TJ= 25°C|1.915|1.940|1.965|V|
||||TJ= 100°C<br>See Note E|1.90|1.94|1.98||
|**FEEDBACK Pin Voltage at**<br>**Turn-Off Threshold**|VFB(AR)|||0.69|0.75|0.81|V|
|**Minimum Switch**<br>**ON-Time**|tON(MIN)|See Note E|||700||ns|
|**FEEDBACK Pin**<br>**Sampling Delay**|tFB|TJ= 25°C||2.35|2.55|2.75|ms|
|**DRAIN Pin**<br>**Supply Current**|IS1|FB Voltage > VFBth<br>(MOSFET Not Switching)|||320|370|mA|
||IS2|FB Voltage = VFBth<br>-0.1 V,<br>Switch ON-Time =<br>tON(MOSFET<br>Switching at fOSC)|LYT2002||500|560|mA|
||||LYT2003||550|600||
||||LYT2004||600|680||
||||LYT2005||700|800||
|**BYPASS Pin**<br>**Charge Current**|ICH1|VBP= 0 V|LYT2002|-7.0|-4.8|-2.5|mA|
||||LYT2003|-7.2|-5.8|-3.2||
||||LYT2004|-8.5|-6.3|-3.2||
||||LYT2005|-8.5|-6.3|-3.2||
||ICH2|VBP= 4 V|LYT2002|-5.6|-3.2|-1.4||
||||LYT2003|-5.6|-4.0|-2.0||
||||LYT2004|-6.0|-4.4|-2.0||
||||LYT2005|-6.0|-4.4|-2.0||
|**BYPASS Pin**<br>**Voltage**|VBP|||5.65|5.9|6.25|V|
|**BYPASS Pin**<br>**Voltage Hysteresis**|VBPH|||0.70|0.95|1.20|V|
|**BYPASS Pin**<br>**Shunt Voltage**|VSHUNT|||6.2|6.4|6.8|V|



**9** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

|**Parameter**|**Symbol**|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Min**|**Typ**|**Max**|**Units**|
|---|---|---|---|---|---|---|---|
|**Circuit Protection**||||||||
|**Current Limit**|ILIMIT|VBP= 5.9 V<br>TJ= 25°C|LYT2002D<br>di/dt = 80 mA/ms|293|315|337|mA|
||||LYT2003D<br>di/dt = 100 mA/ms|363|390|417||
||||LYT2004D<br>di/dt = 105 mA/ms|390|420|450||
||||LYT2004E/K<br>di/dt = 125 mA/ms|460|495|530||
||||LYT2005E/K<br>di/dt = 135 mA/ms|511|550|589||
|**Minimum Current Limit**<br>**Scale Factor**|ILIMIT(MIN)|TJ=|25°C|0.28|0.32|0.39||
|**Normalized Output**<br>**Current**|IO|TJ=|25°C|0.975|1.000|1.025||
|**Leading Edge**<br>**Blanking Time**|tLED|TJ= 25°C<br>See Note E||170|215||ns|
|**Thermal Shutdown**<br>**Temperature**|TSD|See Note E||135|142|150|°C|
|**Thermal Shutdown**<br>**Hysteresis**|TSDH|See Note E|||60||°C|
|**Output**||||||||
|**ON-State**<br>**Resistance**|RDS(ON)|LYT2002D<br>ID= 63 mA|TJ= 25°C||13|15.5|W|
||||TJ= 100°C||20|23.5||
|||LYT2003D<br>ID= 78 mA|TJ= 25°C||8|9.2||
||||TJ= 100°C||12|14||
|||LYT2004D<br>ID= 84 mA|TJ= 25°C||5|5.9||
||||TJ= 100°C||7.5|8.60||
|||LYT2004E/K<br>ID= 99 mA|TJ= 25°C||5|5.9||
||||TJ= 100°C||7.5|8.60||
|||LYT2005E/K<br>ID= 110 mA|TJ= 25°C||3.2|3.8||
||||TJ= 100°C||4.6|5.40||



**10** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

|**Parameter**|**Symbol**|**Conditions**<br>SOURCE = 0 V; TJ= 0 to 100 °C<br>(Unless Otherwise Specifed)|**Min**|**Typ**|**Max**|**Units**|
|---|---|---|---|---|---|---|
|**Output (cont.)**|||||||
|**OFF-State**<br>**Leakage**|IDSS1|VDS= 560 V<br>TJ= 125°C, See Note C|||50|mA|
||IDSS2|VDS= 375 V<br>TJ= 50°C||15|||
|**Breakdown**<br>**Voltage**|BVDSS|TJ= 25°C|725|||V|
|**DRAIN Pin**<br>**Supply Voltage**|||50|||V|
|**Auto-Restart**<br>**ON-Time**|tAR-ON|tON× IFB= 1.4 mAms<br>fOSC= 12 kHz<br>VFB= 0<br>See Notes A, E|100|||ms|
|**Auto-Restart**<br>**OFF-Time**|tAR-OFF|See Note E|0.32|||s|
|**Open-Loop**<br>**FEEDBACK Pin**<br>**Current Threshold**|IOL|See Note E||-45||mA|
|**Open-Loop**<br>**ON-Time**||See Note E||1.4||ms|



NOTES: 

- A. Auto-restart on-time is a function of switching frequency programmed by tonx IFB and minimum frequency in CC mode. 

- B. The current limit threshold is compensated to cancel the effect of current limit delay.  As a result the output current stays constant across the input line range. 

- C. specification under worst-case application conditions (rectified 265 VAC) for no-load consumption calculations.IDSS1 is the worst-case off-state leakage specification at 80% of BVDSS and maximum operating junction temperature.  IDSS2 is a typical 

- D. When the duty cycle exceeds DCMAX the LYTSwitch-2 operates in on-time extension mode. 

- E. This parameter is derived from characterization. 

**11** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **Typical Performance Characteristics** 

**==> picture [198 x 597] intentionally omitted <==**

**----- Start of picture text -----**<br>
1.200<br>1.000<br>0.800<br>0.600<br>0.400<br>0.200<br>0.85<br>-40 -15 10 35 60 85 110 135<br>Temperature (°C)<br>Figure 10.   Current Limit vs. Temperature.<br>1.200<br>1.000<br>0.800<br>0.600<br>0.400<br>0.200<br>0.000<br>-40 -15 10 35 60 85 110 135<br>Temperature (°C)<br>Figure 12.   Frequency Ratio vs. Temperature (Constant Current).<br>1.200<br>1.000<br>0.800<br>0.600<br>0.400<br>0.200<br>0.000<br>-40 -15 10 35 60 85 110 135<br>Temperature (°C)<br>PI-7290-050114<br>Current Limit<br>(Normalized to 25 °C)<br>PI-5087-040508<br>Frequency Ratio<br>(Normalized to 25 °C)<br>PI-5089-040508<br>Feedback Voltage<br>(Normalized to 25 °C)<br>**----- End of picture text -----**<br>


Figure 10.   Current Limit vs. Temperature. 

Figure 12.   Frequency Ratio vs. Temperature (Constant Current). 

Figure 14.   Feedback Voltage vs. Temperature. 

**==> picture [199 x 596] intentionally omitted <==**

**----- Start of picture text -----**<br>
1.200<br>1.000<br>0.800<br>0.600<br>0.400<br>0.200<br>0.85<br>-40 -15 10 35 60 85 110 135<br>Temperature (°C)<br>Figure 11.   Output Frequency vs. Temperature.<br>1.200<br>1.000<br>0.800<br>0.600<br>0.400<br>0.200<br>0.000<br>-40 -15 10 35 60 85 110 135<br>Temperature (°C)<br>Figure 13.   Frequency Ratio vs. Temperature (Inductor Current).<br>1.200<br>1.000<br>0.800<br>0.600<br>0.400<br>0.200<br>0.000<br>-40 -15 10 35 60 85 110 135<br>Temperature (°C)<br>PI-7291-050214<br>Output Frequency<br>(Normalized to 25 °C)<br>PI-5088-040508<br>Frequency Ratio<br>(Normalized to 25 °C)<br>PI-7289-050114<br>(Normalized to 25 °C)<br>Normalized Output Current<br>**----- End of picture text -----**<br>


Figure 13.   Frequency Ratio vs. Temperature (Inductor Current). 

Figure 15.   Normalized Output Current vs. Temperature. 

**12** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **Typical Performance Characteristics** 

**==> picture [189 x 179] intentionally omitted <==**

**----- Start of picture text -----**<br>
1.1<br>1.0<br>0.9<br>-50 -25 0 25 50 75 100 125 150<br>Junction Temperature ( ° C)<br>PI-2213-012301<br>C)<br>°<br>Breakdown Voltage<br>(Normalized to 25<br>**----- End of picture text -----**<br>


Figure 16.   Breakdown vs. Temperature. 

**==> picture [187 x 177] intentionally omitted <==**

**----- Start of picture text -----**<br>
1000<br>Scaling Factors:<br>LYT2002  1.5<br>LYT2003  2.6<br>LYT2004  4.1<br>LYT2005  6.7<br>100<br>10<br>1<br>0 100 200 300 400 500 600<br>Drain Voltage (V)<br>PI-7287-091715<br>Drain Capacitance (pF)<br>**----- End of picture text -----**<br>


Figure 18.   COSS vs. Drain Voltage. 

**==> picture [188 x 390] intentionally omitted <==**

**----- Start of picture text -----**<br>
300<br>TCASE=25  ° C<br>TCASE=100  ° C<br>250<br>200<br>150<br>100<br>Scaling Factors:<br>LYT2002  1.5<br>50 LYT2003  2.6<br>LYT2004  4.1<br>LYT2005  6.7<br>0<br>0 2 4 6 8 10<br>DRAIN Voltage (V)<br>Figure 17.   Output Characteristic.<br>30<br>Scaling Factors:<br>LYT2002  1.5<br>25 LYT2003  2.6<br>LYT2004  4.1<br>LYT2005  6.7<br>20<br>15<br>10<br>5<br>0<br>0 100 200 300 400 500 600<br>DRAIN Voltage (V)<br>PI-7285-091715<br>Drain Current (mA)<br>PI-7286-091715<br>Power (mW)<br>**----- End of picture text -----**<br>


Figure 19.   Drain Capacitance Power. 

**13** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

**==> picture [518 x 454] intentionally omitted <==**

**----- Start of picture text -----**<br>
SO-8C (D Package)<br>0.10 (0.004)  C A-B 2X<br>2 DETAIL A<br>4 B<br>4.90 (0.193) BSC<br>4<br>D<br>8 5<br>GAUGE<br>PLANE<br>SEATING<br>PLANE<br>2 3.90 (0.154) BSC 6.00 (0.236) BSC o<br>C 0 - 8<br>0.25 (0.010)<br>1.04 (0.041) REF<br>BSC<br>0.10 (0.004)  C D<br>2X  0.40 (0.016)<br>Pin 1 ID 1 4 0.20 (0.008)  C 1.27 (0.050)<br>1.27 (0.050) BSC 2X<br>7X 0.31 - 0.51 (0.012 - 0.020)<br>0.25 (0.010) M C A-B D<br>1.35 (0.053) 1.25 - 1.65<br>DETAIL A<br>1.75 (0.069) (0.049 - 0.065)<br>0.10 (0.004) 0.10 (0.004)  C H<br>0.25 (0.010) 7X<br>SEATING PLANE<br>C 0.17 (0.007)<br>0.25 (0.010)<br>Reference<br>Solder Pad<br>+<br>Dimensions<br>Notes:<br>1. JEDEC reference: MS-012.<br>2.00 (0.079) 4.90 (0.193) 2. Package outline exclusive of mold flash and metal burr.<br>3. Package outline inclusive of plating thickness.<br>4. Datums A and B to be determined at datum plane H.<br>+ + + 5. Controlling dimensions are in millimeters. Inch dimensions<br>    are shown in parenthesis. Angles in degrees.<br>D07C 1.27 (0.050) 0.60 (0.024)<br>PI-4526-040110<br>A<br>**----- End of picture text -----**<br>


**14** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **eSIP-7C (E Package)** 

**==> picture [518 x 495] intentionally omitted <==**

**----- Start of picture text -----**<br>
C<br>2<br>A 0.403 (10.24) 0.081 (2.06) 0.264 (6.70)<br>0.397 (10.08) 0.077 (1.96) Ref.<br>B<br>Detail A<br>2<br>0.325 (8.25) 0.290 (7.37)<br>0.320 (8.13) Ref. 0.198 (5.04) Ref.<br>0.519 (13.18)<br>Ref.<br>Pin #1 0.140 (3.56) 0.016 (0.41) 0.207 (5.26)<br>I.D. 0.120 (3.05) Ref. 0.187 (4.75)<br>0.070 (1.78) Ref. 0.047 (1.19) 3 4<br>0.050 (1.27) 0.100 (2.54) 0.033 (0.84) 6×<br>3 0.016 (0.40.011 (0.28)1) 6× 0.118 (3.00) 0.010 M  0.25 M  C A B0.028 (0.71)<br>0.020 M  0.51 M  C<br>FRONT VIEW SIDE VIEW BACK VIEW<br>10 °  Ref. 0.100 (2.54)<br>All Around<br>0.021 (0.53) 0.060 (1.52) 0.020 (0.50) 0.050 (1.27)<br>0.019 (0.48) Ref. 0.050 (1.27)<br>PIN 1<br>0.048 (1.22) 0.059 (1.50) 0.155 (3.93)<br>0.378 (9.60) 0.046 (1.17)<br>Ref. 0.019 (0.48) Ref.<br>0.023 (0.58) PIN 7<br>END VIEW<br>0.027 (0.70)<br>0.059 (1.50)<br>Notes:<br>1.  Dimensioning and tolerancing per ASME Y14.5M-1994.    DETAIL A<br>2.  Dimensions noted are determined at the outermost  0.100 (2.54) 0.100 (2.54)<br>     extremes of the  plastic body exclusive of mold flash,<br>     tie bar burrs, gate burrs, and interlead flash, but including MOUNTING HOLE PATTERN<br>     any mismatch between the top and bottom of the plastic (not to scale)<br>     body. Maximum mold protrusion is 0.007 [0.18] per side.<br>3.  Dimensions noted are inclusive of plating thickness.<br>4.  Does not include inter-lead flash or protrusions.<br>5.  Controlling dimensions in inches (mm).<br>PI-4917-061510<br>**----- End of picture text -----**<br>


**15** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **eSOP-12B (K Package)** 

**==> picture [518 x 530] intentionally omitted <==**

**----- Start of picture text -----**<br>
0.010 [0.25]<br>0.356 [9.04] Ref.<br>Ref. 0.055 [1.40] Ref.<br>2 0.004  [0.10]  C A  2X<br>Pin #1 I.D. 0.400 [10.16] 0.325 [8.26] H<br>(Laser Marked)  2X 7 Max. 7 12 0.010 [0.25]<br>0.004  [0.10]  C B Gauge Plane<br>Seating Plane<br>0.059 [1.50]Ref, Typ 2 0 -  ° 8 ° 0.034 [0.85] C<br>0.460 [11.68] 0.350 [8.89] 0.225 [5.72] 0.026 [0.65]<br>0.059 [1.50] Max. 7<br>Ref, Typ<br>DETAIL A (Scale = 9X)<br>0.008  [0.20]  C 1 2 3 4 6 B 6 1 0.049 [1.23]<br>2X, 5/6 Lead Tips 0.023 [0.58] 11×3 4 0.120 [3.05] Ref 0.028 [0.71]Ref. 0.046 [1.16]<br>0.018 [0.46]<br>0.070 [1.78]<br>0.010 (0.25) M C A B<br>TOP VIEW BOTTOM VIEW<br>0.019 [0.48]<br>0.020 [0.51] Ref.<br>Ref.<br>0.022 [0.56]<br>Ref.<br>0.098 [2.49] 0.032 [0.80] 0.092 [2.34] 3<br>0.086 [2.18] 0.029 [0.72] 0.086 [2.18] 0.016 [0.41]<br>0.011 [0.28]<br>11×<br>Seating<br>Plane<br>0.006 [0.15] 0.004  [0.10]  C C 0.306 [7.77]<br>0.000 [0.00] Ref.<br>Detail A<br>Seating plane to<br>package bottom<br>standoff SIDE VIEW END VIEW<br>0.067 [1.70] Land Pattern<br>0.217 [5.51] Dimensions Notes:<br>1.  Dimensioning and tolerancing per ASME Y14.5M-1994.<br>1 12 2.  Dimensions noted are determined at the outermost<br>0.028 [0.71]      extremes of the plastic body exclusive of mold flash,<br>2 11      tie bar burrs, gate burrs, and interlead flash, but<br>     including any mismatch between the top and bottom of<br>     the plastic body. Maximum mold protrusion is 0.007<br>3 10      [0.18] per side.<br>0.321 [8.15] 3.  Dimensions noted are inclusive of plating thickness.<br>4 9 4.  Does not include interlead flash or protrusions.<br>5.  Controlling dimensions in inches [mm].<br>8 6.  Datums A and B to be determined at Datum H.<br>7.  Exposed pad is nominally located at the centerline of<br>6 7      Datums A and B. “Max” dimensions noted include both<br>     size and positional tolerances.<br>0.429 [10.90]<br>PI-5748a-100311<br>**----- End of picture text -----**<br>


**16** 

Rev. B 09/15 

www.power.com 

**LYT2002-2005** 

## **Part Ordering Information** 

||||**•**|**LYTSwitch Product Family**|
|---|---|---|---|---|
||||**•**|**2 Series Number**|
||||**•**|**Package Identifer**|
|||||D<br>SO-8C|
|||||E<br>eSIP-7C|
|||||K<br>eSOP-12B|
||||**•**|**Tape & Reel and Other Options**|
|||||Blank<br>Standard Confguration|
|**LYT**|**2002**|**D - TL**||TL<br>Tape & Reel, 2.5 k pcs for D package, 1 k pcs for K package|



**17** 

Rev. B 09/15 

www.power.com 

|**Revision**|**Notes**|**Date**|
|---|---|---|
|A<br>A<br>A<br>B|Code A.<br>Updated Figure 2.<br>Updated VFB(TH)parameter table information.<br>Removed LYT2001D part number from data sheet.|05/19/14<br>06/12/14<br>12/08/14<br>09/15|



## **For the latest updates, visit our website: www.power.com** 

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability.  Power Integrations does not assume any liability arising from the use of any device or circuit described herein.  POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. 

## **Patent Information** 

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations.  A complete list of Power Integrations patents may be found at www.power.com.  Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm. 

## **Life Support Policy** 

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS.  As used herein: 

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user. 

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, LYTSwitch, InnoSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.  ©2015, Power Integrations, Inc. 

## **Power Integrations Worldwide Sales Support Locations** 

## **World Headquarters** 

## **Germany** 

5245 Hellyer Avenue Lindwurmstrasse 114 San Jose, CA 95138, USA. 80337 Munich Main: +1-408-414-9200 Germany Customer Service: Phone: +49-895-527-39110 Phone: +1-408-414-9665 Fax: +49-895-527-39200 Fax: +1-408-414-9765 e-mail: eurosales@power.com e-mail: usasales@power.com 

## **India** 

## **China (Shanghai)** 

#1, 14th Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 Fax: +91-80-4113-8023 e-mail: indiasales@power.com 

Rm 2410, Charity Plaza, No. 88 North Caoxi Road Shanghai, PRC  200030 Phone: +86-21-6354-6323 Fax: +86-21-6354-6325 e-mail: chinasales@power.com 

## **Italy** 

## **China (Shenzhen)** 

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 Fax: +39-028-928-6009 e-mail: eurosales@power.com 

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 Fax: +86-755-8672-8690 e-mail: chinasales@power.com 

## **Taiwan** 

## **Japan** 

Kosei Dai-3 Bldg. 2-12-11, Shin-Yokohama, Kohoku-ku Yokohama-shi Kanagawa 222-0033 Japan Phone: +81-45-471-1021 Fax: +81-45-471-3717 e-mail: japansales@power.com 

5F, No.  318, Nei Hu Rd., Sec. 1 Nei Hu Dist. Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550 e-mail: taiwansales@power.com 

## **UK** 

Cambridge Semiconductor, **Korea** a Power Integrations company RM 602, 6FL Westbrook Centre, Block 5, 2nd Floor Korea City Air Terminal B/D, 159-6 Milton Road Samsung-Dong, Kangnam-Gu, Cambridge CB4 1YG Seoul, 135-728, Korea Phone: +44 (0) 1223-446483 Phone: +82-2-2016-6610 e-mail: eurosales@power.com Fax: +82-2-2016-6630 e-mail: koreasales@power.com 

## **Singapore** 

51 Newton Road #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015 e-mail: singaporesales@power.com