FCMT180N65S3

## MOSFET – Power, N-Channel, SUPERFET III, Easy Drive 650 V, 17 A, 180 m 

## FCMT180N65S3 

## **Description** 

SUPERFET III MOSFET is ON Semiconductor’s brand−new high voltage super−junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on−resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate. 

## **www.onsemi.com** 

**==> picture [169 x 142] intentionally omitted <==**

**----- Start of picture text -----**<br>
VDSS RDS(ON) MAX ID MAX<br>650 V 180 m  @ 10 V 17 A<br>D<br>G<br>S1: Driver Source<br>S2: Power Source<br>@ S1 S2<br>POWER MOSFET<br>**----- End of picture text -----**<br>


Consequently, SUPERFET III MOSFET Easy−drive series helps manage EMI issues and allows for easier design implementation. 

The Power88 package is an ultra−slim surface−mount package (1 mm high) with a low profile and small footprint (8x8 mm[2] ). SUPERFET III MOSFET in a Power88 package offers excellent switching performance due to lower parasitic source inductance and separated power and drive sources. Power88 offers Moisture Sensitivity Level 1 (MSL 1). 

## **Features** 

- 700 V @ TJ = 150 °C 

**==> picture [384 x 58] intentionally omitted <==**

**----- Start of picture text -----**<br>
g = 33 nC) = 33 nC)<br>oss(eff.) = 305 pF) = 305 pF) S2<br>O e<br>S2S1G<br>**----- End of picture text -----**<br>


- Typ RDS(on) = 152 m 

- Ultra Low Gate Charge (Typ. Qg = 33 nC) = 33 nC) 

- Low Effective Output Capacitance (Typ. Coss(eff.) = 305 pF) = 305 pF) 

**==> picture [37 x 26] intentionally omitted <==**

**----- Start of picture text -----**<br>
S2<br>S2S1G<br>**----- End of picture text -----**<br>


- 100% Avalanche Tested 

• These Devices are Pb−Free and are RoHS Compliant 

**==> picture [56 x 17] intentionally omitted <==**

**----- Start of picture text -----**<br>
PQFN4 8X8 2P<br>CASE 483AP<br>**----- End of picture text -----**<br>


## **Applications** 

- Telecom / Server Power Supplies 

- Industrial Power Supplies 

- UPS / Solar 

- Lighting / Charger / Adapter 

**MARKING DIAGRAM** 

$Y&Z&3&K FCMT 180N65S3 - $Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Data Code (Year & Week) &K = Lot Code FCMT180N65S3 = Specific Device Code 

## **ORDERING INFORMATION** 

See detailed ordering and shipping information on page 2 of this data sheet. 

Publication Order Number: **FCMT180N65S3/D** 

**1** 

© Semiconductor Components Industries, LLC, 2017 **February, 2020 − Rev. 5** 

## **FCMT180N65S3** 

**ABSOLUTE MAXIMUM RATINGS** (TC = 25 ° C, Unless otherwise specified) 

|**ABSOLUTE M**|**AXIMUM RATINGS**(TC= 25°C, Unless other|wise specified)|||
|---|---|---|---|---|
|**Symbol**|**Parameter**||**Value**|**Unit**|
|VDSS|Drain to Source Voltage||650|V|
|VGSS|Gate to Source Voltage|DC|±30|V|
|||AC (f > 1 Hz)|±30|V|
|ID|Drain Current|Continuous (TC= 25°C)|17|A|
|||Continuous (TC= 100°C)|11||
|IDM|Drain Current|Pulsed (Note 1)|42.5|A|
|EAS|Single Pulsed Avalanche Energy (Note 2)||80|mJ|
|IAS|Avalanche Current (Note 2)||2.4|A|
|EAR|Repetitive Avalanche Energy (Note 1)||1.39|mJ|
|dv/dt|MOSFET dv/dt||100|V/ns|
||Peak Diode Recovery dv/dt (Note 3)||20||
|PD|Power Dissipation|(TC= 25°C)|139|W|
|||Derate Above 25°C|1.11|W/°C|
|TJ, TSTG|Operating and Storage Temperature Range||−55 to +150|°C|
|TL|Maximum Lead Temperature for Soldering, 1/8″|from Case for 5 s|300|°C|



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 

1. Repetitive rating: pulse−width limited by maximum junction temperature. 

2. IAS = 2.4 A, RG = 25 � starting TJ = 25 ° C 

3. ISD ≤ 9 A, di/dt ≤ 200 A/ � s, VDD ≤ 400 V, starting TJ = 25 ° C 

## **THERMAL CHARACTERISTICS** 

|**Symbol**|**Parameter**|**Value**|**Unit**|
|---|---|---|---|
|R�JC|Thermal Resistance, Junction to Case, Max.|0.9|°C/W|
|R�JA|Thermal Resistance, Junction to Ambient, Max. (Note 4)|45||



4. Device on 1 in[2] pad 2 oz copper pad on 1.5 x 1.5 in. board of FR−4 material. 

## **ORDERING INFORMATION** 

|**Part Number**|**Top Marking**|**Package**|**Reel Size**|**Tape Width**|**Shipping**†|
|---|---|---|---|---|---|
|FCMT180N65S3|FCMT180N65S3|PQFN8|13”|13.3 mm|3000 / Tape & Reel|



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. 

**www.onsemi.com** 

**2** 

**FCMT180N65S3** 

**ELECTRICAL CHARACTERISTICS** (TC = 25 ° C unless otherwise noted) 

|**ELECTRIC**|**AL CHARACTERISTICS**(TC= 25°C unl|ess otherwise noted)|||||
|---|---|---|---|---|---|---|
|**Symbol**|**Parameter**|**Test Condition**|**Min**|**Typ**|**Max**|**Unit**|
|**OFF CHARACTERISTICS**|||||||
|BVDSS|Drain to Source Breakdown Voltage|VGS= 0 V, ID= 1 mA, TJ= 25°C|650|||V|
|||VGS= 0 V, ID= 1 mA, TJ= 150°C|700|||V|
|�BVDSS<br>/�TJ|Breakdown Voltage Temperature<br>Coefficient|ID= 1mA, referenced to 25°C||0.64||V/°C|
|IDSS|Zero Gate Voltage Drain Current|VDS= 650 V, VGS= 0 V|||10|�A|
|||VDS= 520 V, TC= 125°C||1.18|||
|IGSS|Gate to Source Leakage Current|VGS=±30 V, VDS= 0 V|||±100|nA|
|**ON CHARACTERISTICS**|||||||
|VGS(th)|Gate Threshold Voltage|VGS= VDS, ID= 0.39 mA|2.5||4.5|V|
|RDS(on)|Static Drain to Source On Resistance|VGS= 10 V, ID= 8.5 A||152|180|m�|
|gFS|Forward Transconductance|VDS= 20 V, ID= 8.5 A||11||S|
|**DYNAMIC CHARACTERISTICS**|||||||
|Ciss|Input Capacitance|VDS= 400 V, VGS= 0 V, f = 1 MHz||1350||pF|
|Coss|Output Capacitance|||30||pF|
|Coss(eff.)|Effective Output Capacitance|VDS= 0 V to 400 V, VGS= 0 V||305||pF|
|Coss(er.)|Energy Related Output Capacitance|VDS= 0 V to 400 V, VGS= 0 V||42||pF|
|Qg(tot)|Total Gate Charge at 10 V|VDS= 400 V, ID= 8.5 A, VGS= 10 V<br>(Note 5)||33||nC|
|Qgs|Gate to Source Gate Charge|||8||nC|
|Qgd|Gate to Drain “Miller” Charge|||14||nC|
|ESR|Equivalent Series Resistance|f = 1 MHz||0.5||�|
|**SWITCHING CHARACTERISTICS**|||||||
|td(on)|Turn-On Delay Time|VDD= 400 V, ID= 8.5 A, VGS= 10 V,<br>RGEN= 4.7�<br>(Note 5)||17||ns|
|tr|Rise Time|||16||ns|
|td(off)|Turn-Off Delay Time|||43||ns|
|tf|Fall Time|||6||ns|
|**SOURCE−DRAIN DIODE CHARACTERISTICS**|||||||
|IS|Maximum Continuous Source to Drain Diode Forward Current||||17|A|
|ISM|Maximum Pulsed Source to Drain Diode Forward Current||||42.5|A|
|VSD|Source to Drain Diode Forward Voltage|VGS= 0 V, ISD= 8.5 A|||1.2|V|
|trr|Reverse Recovery Time|VDD= 400 V, ISD= 8.5 A,<br>diF/dt = 100 A/�s||290||ns|
|Qrr|Reverse Recovery Charge|||3.9||�C|



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Essentially independent of operating temperature typical characteristics. 

**www.onsemi.com** 

**3** 

**FCMT180N65S3** 

## **TYPICAL PERFORMANCE CHARACTERISTICS** 

**==> picture [187 x 168] intentionally omitted <==**

**----- Start of picture text -----**<br>
80<br>VGS =10.0 V<br>8.0 V<br>7.0 V<br>6.5 V<br>10 6.0 V<br>5.5 V<br>1<br>250  � s Pulse Test<br>TC = 25 ° C<br>0.1<br>0.1 1 10 20<br>VDS, Drain−Source Voltage (V)<br>, Drain Current (A)<br>ID<br>**----- End of picture text -----**<br>


**==> picture [187 x 168] intentionally omitted <==**

**----- Start of picture text -----**<br>
50<br>VDS = 20 V<br>250  � s Pulse Test<br>10<br>150 ° C<br>25 ° C<br>−55 ° C<br>1<br>2 3 4 5 6 7 8 9<br>VGS, Gate−Source Voltage (V)<br>, Drain Current (A)<br>ID<br>**----- End of picture text -----**<br>


**Figure 1. On−Region Characteristics** 

**Figure 2. Transfer Characteristics** 

**==> picture [205 x 393] intentionally omitted <==**

**----- Start of picture text -----**<br>
0.4<br>TC = 25 ° C<br>0.3<br>VGS = 10 V<br>0.2<br>VGS = 20 V<br>0.1<br>0.0<br>0 10 20 30 40<br>ID, Drain Current (A)<br>Figure 3. On−Resistance Variation vs.<br>Drain Current and Gate Voltage<br>100000<br>10000<br>Ciss<br>1000<br>100 Coss<br>10 VGS = 0 V<br>f = 1 MHz<br>1 Ciss = Cgs + Cgd (Cds = shorted) Crss<br>Coss = Cds + Cgd<br>0.1 C rss  = C gd<br>0.1 1 10 100 1000<br>VDS, Drain−Source Voltage (V)<br>) �<br>, Drain−Source<br>DS(ON) On−Resistance (<br>R<br>Capacitances (pF)<br>**----- End of picture text -----**<br>


**==> picture [193 x 394] intentionally omitted <==**

**----- Start of picture text -----**<br>
100<br>VGS = 0 V<br>250  � s Pulse Test<br>10<br>150 ° C<br>1<br>25 ° C<br>0.1<br>−55 ° C<br>0.01<br>0.001<br>0.0 0.5 1.0 1.5<br>VSD, Body Diode Forward Voltage (V)<br>Figure 4. Body Diode Forward Voltage<br>Variation vs. Source Current and<br>Temperature<br>10<br>ID = 8.5 A<br>8<br>VDS = 130 V<br>VDS = 400 V<br>6<br>4<br>2<br>0<br>0 5 10 15 20 25 30 35 40<br>Qg, Total Gate Charge (nC)<br>, Reverse Drain Current (A)<br>IS<br>, Gate−Source Voltage (V)<br>GS<br>V<br>**----- End of picture text -----**<br>


**Figure 5. Capacitance Characteristics** 

**Figure 6. Gate Charge Characteristics** 

**www.onsemi.com** 

**4** 

**FCMT180N65S3** 

## **TYPICAL PERFORMANCE CHARACTERISTICS** (Continued) 

**==> picture [202 x 616] intentionally omitted <==**

**----- Start of picture text -----**<br>
1.2<br>VGS = 0 V<br>ID = 10 mA<br>1.1<br>1.0<br>0.9<br>0.8<br>−50 0 50 100 150<br>TJ, Junction Temperature ( � C)<br>Figure 7. Breakdown Voltage Variation<br>vs. Temperature<br>100<br>30  � s<br>100  � s<br>10 1 ms<br>10 ms<br>DC<br>1<br>Operation in this Area<br>0.1 is Limited by RDS(on)<br>TC = 25 ° C<br>TJ = 150 ° C<br>Single Pulse<br>0.01<br>1 10 100 1000<br>VDS, Drain−Source Voltage (V)<br>Figure 9. Maximum Safe Operating Area<br>8<br>6<br>4<br>2<br>0<br>0 130 260 390 520 650<br>VDS, Drain to Source Voltage (V)<br>, Drain−Source<br>DSS<br>BV<br>Breakdown Voltage (Normalized)<br>, Drain Current (A)<br>ID<br>J)<br>�<br>, (<br>OSS<br>E<br>**----- End of picture text -----**<br>


**Figure 9. Maximum Safe Operating Area** 

**==> picture [198 x 392] intentionally omitted <==**

**----- Start of picture text -----**<br>
3.0<br>VGS = 10 V<br>ID = 8.5 A<br>2.5<br>2.0<br>1.5<br>1.0<br>0.5<br>0.0<br>−50 0 50 100 150<br>TJ, Junction Temperature ( � C)<br>Figure 8. On−Resistance Variation<br>vs. Temperature<br>20<br>15<br>10<br>5<br>0<br>25 50 75 100 125 150<br>TC, Case Temperature ( � C)<br>, Drain−Source<br>DS(on)<br>R<br>On−Resistance (Normalized)<br>, Drain Current (A)<br>ID<br>**----- End of picture text -----**<br>


**Figure 10. Maximum Drain Current vs. Case Temperature** 

**Figure 11. EOSS vs. Drain to Source Voltage** 

**www.onsemi.com** 

**5** 

**FCMT180N65S3** 

## **TYPICAL PERFORMANCE CHARACTERISTICS** (Continued) 

**==> picture [443 x 162] intentionally omitted <==**

**----- Start of picture text -----**<br>
2<br>DUTY CYCLE − DESCENDING ORDER<br>1<br>D = 0.5<br>0.2<br>0.1<br>0.1 0.05 PDM<br>0.02<br>0.01<br>t1<br>t2<br>0.01 Z � JC(t) = r(t) x R � JC<br>SINGLE PULSE R � JC = 0.9 ° C/W<br>Peak TJ = PDM x Z � JC(t) + TC<br>Duty Cycle, D = t 1  / t 2<br>0.001<br>10−5 10−4 10−3 10−2 10−1 100<br>t, Rectangular Pulse Duration (sec)<br>Thermal Resistance<br>r(t), Normalized Effective Transient<br>**----- End of picture text -----**<br>


**Figure 12. Transient Thermal Response Curve** 

**www.onsemi.com** 

**6** 

**FCMT180N65S3** 

**==> picture [365 x 147] intentionally omitted <==**

**----- Start of picture text -----**<br>
VGS<br>RL Qg<br>VGS VDS Qgs Qgd<br>DUT<br>IG = Const.<br>Charge<br>**----- End of picture text -----**<br>


**Figure 13. Gate Charge Test Circuit & Waveform** 

**==> picture [415 x 109] intentionally omitted <==**

**----- Start of picture text -----**<br>
VDS RL VDS 90% 90% 90%<br>VGS VDD<br>RG<br>10% 10%<br>DUT VGS<br>VGS<br>td(on) tr td(off) tf<br>ton toff<br>**----- End of picture text -----**<br>


**Figure 14. Resistive Switching Test Circuit & Waveforms** 

**==> picture [435 x 138] intentionally omitted <==**

**----- Start of picture text -----**<br>
L<br>VDS EAS  � [1] 2 � LIAS2<br>BVDSS<br>ID<br>IAS<br>RG VDD ID(t)<br>VGS DUT VDD VDS(t)<br>t<br>p Time<br>t<br>p<br>**----- End of picture text -----**<br>


**Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms** 

**www.onsemi.com** 

**7** 

**FCMT180N65S3** 

**==> picture [335 x 533] intentionally omitted <==**

**----- Start of picture text -----**<br>
+<br>DUT<br>VDS<br>−<br>ISD<br>L<br>Driver<br>RG<br>Same Type<br>as DUT<br>VDD<br>VGS<br>− dv/dt controlled by RG<br>− ISD controlled by pulse period<br>Gate Pulse Width<br>D  �<br>Gate Pulse Period<br>VGS 10 V<br>(Driver)<br>IFM, Body Diode Forward Current<br>ISD di/dt<br>(DUT)<br>IRM<br>Body Diode Reverse Current<br>Body Diode Recovery dv/dt<br>VDS<br>(DUT) VSD VDD<br>Body Diode<br>Forward Voltage Drop<br>**----- End of picture text -----**<br>


**Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms** 

SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. 

**www.onsemi.com** 

**8** 

## MECHANICAL CASE OUTLINE **PACKAGE DIMENSIONS** 

**==> picture [66 x 29] intentionally omitted <==**

**----- Start of picture text -----**<br>
PQFN4 8X8, 2P<br>CASE 483AP<br>ISSUE A<br>**----- End of picture text -----**<br>


**==> picture [78 x 7] intentionally omitted <==**

**----- Start of picture text -----**<br>
DATE 06 JUL 2021<br>**----- End of picture text -----**<br>


## **DOCUMENT NUMBER: 98AON13664G** 

## **PQFN4 8X8, 2P** 

## **DESCRIPTION:** 

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed  versions are uncontrolled  except when stamped  “CONTROLLED COPY” in red. 

**PAGE 1 OF 1** 

ON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. 

www.onsemi.com 

© Semiconductor Components Industries, LLC, 2019 

**onsemi** , , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “ **onsemi** ” or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** ’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi** . “Typical” parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. 

## **PUBLICATION ORDERING INFORMATION** 

**LITERATURE FULFILLMENT** : **TECHNICAL SUPPORT Email Requests to:** orderlit@onsemi.com **North American Technical Support: Europe, Middle East and Africa Technical Support:** Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 00421 33 790 2910 **onsemi Website:** www.onsemi.com Phone: 011 421 33 790 2910 For additional information, please contact your local Sales Representative 

◊ 

**==> picture [232 x 43] intentionally omitted <==**