EC3645ETTTS-12.288M TR

## **EC3645ETTTS-12.288M** PART NUMBER DATA SHEET 

## **REGULATORY COMPLIANCE** 

## **(Data Sheet downloaded on Sep 22, 2020)** 

2011/65 + 2015/863 iy 191 SVHC 

## **ITEM DESCRIPTION** 

Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD) 12.288MHz ±50ppm -40°C to +85°C 

## **ELECTRICAL SPECIFICATIONS** 

|**Nominal Frequency**|12.288MHz|
|---|---|
|**Frequency Tolerance/Stability**|±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating|
||Temperature Range, Supply Voltage Change, Ouput Load Change, First Year Aging at 25°C, Shock, and Vibration)|
|**Operating Temperature Range**|-40°C to +85°C|
|**Supply Voltage**|3.3Vdc ±10%|
|**Input Current**|10mA Maximum|
|**Output Voltage Logic High (Voh)**|90% of Vdd Minimum (IOH = -4mA)|
|**Output Voltage Logic Low (Vol)**|10% of Vdd Maximum (IOL = +4mA)|
|**Rise/Fall Time**|6nSec Maximum (Measured at 20% to 80% of waveform)|
|**Duty Cycle**|50 ±5(%) (Measured at 50% of waveform)|
|**Load Drive Capability**|15pF Maximum|
|**Output Logic Type**|CMOS|
|**Pin 1 Connection**|Tri-State (High Impedance)|
|**Tri-State Input Voltage (Vih and Vil)**|90% of Vdd Minimum or No Connect to Enable Output, 10% of Vdd Maximum to Disable Output (High Impedance)|
|**Standby Current**|10µA Maximum (Disabled Output: High Impedance)|
|**RMS Phase Jitter**|1pSec Maximum (12kHz to 20MHz offset frequency)|
|**Start Up Time**|10mSec Maximum|
|**Storage Temperature Range**|-55°C to +125°C|
|||
|**ENVIRONMENTAL & MECHANICAL SPECIFICATIONS**||
|**ESD Susceptibility**|MIL-STD-883, Method 3015, Class 1, HBM: 1500V|
|**Fine Leak Test**|MIL-STD-883, Method 1014, Condition A|
|**Flammability**|UL94-V0|
|**Gross Leak Test**|MIL-STD-883, Method 1014, Condition C|
|**Mechanical Shock**|MIL-STD-883, Method 2002, Condition B|
|**Moisture Resistance**|MIL-STD-883, Method 1004|
|**Moisture Sensitivity**|J-STD-020, MSL 1|
|**Resistance to Soldering Heat**|MIL-STD-202, Method 210, Condition K|
|**Resistance to Solvents**|MIL-STD-202, Method 215|
|**Solderability**|MIL-STD-883, Method 2003|
|**Temperature Cycling**|MIL-STD-883, Method 1010, Condition B|
|**Vibration**|MIL-STD-883, Method 2007, Condition A|



~~**www.ecliptek.com | Specification Subject to Change Without Notice  |  Revision P 12/07/2018 |  Page 1 of 4**~~ 

**Ecliptek, LLC** 5458 Louie Lane, Reno, NV 89511 

1-800-ECLIPTEK or 714.433.1200 

## **EC3645ETTTS-12.288M** 

## **MECHANICAL DIMENSIONS (all dimensions in millimeters)** 

**==> picture [520 x 161] intentionally omitted <==**

**----- Start of picture text -----**<br>
PIN CONNECTION<br>1  Tri-State<br>2  Ground<br>3.20<br>±0.20 1.3 1 .00 ±0.20 (x4) 3  Output<br>MAX<br>4  Supply Voltage<br>2 3 LINE MARKING<br>5.00 2.54  1 E12.288<br>±0.20 ±0.15 E=Ecliptek Designator<br>2 XXXXX<br>1 4<br>XXXXX=Ecliptek<br>Manufacturing Identifier<br>tig (27 1.20 7<br>1.20 ±0.20 ±0.20 (x4)<br>MARKING<br>ORIENTATION<br>**----- End of picture text -----**<br>


## **Suggested Solder Pad Layout** 

All Dimensions in Millimeters 

**==> picture [157 x 149] intentionally omitted <==**

**----- Start of picture text -----**<br>
tr 1.20 (X4) o<br>1.40 (X4)<br>1.14 Oa Solder Land<br>i  LJ] (X4)<br>1.00 J L<br>**----- End of picture text -----**<br>


All Tolerances are ±0.1 

~~**www.ecliptek.com | Specification Subject to Change Without Notice  |  Revision P 12/07/2018 |  Page 2 of 4** Lo~~ **Ecliptek, LLC** 5458 Louie Lane, Reno, NV 89511 1-800-ECLIPTEK or 714.433.1200 

## PART NUMBER DATA SHEET **EC3645ETTTS-12.288M** 

## **OUTPUT WAVEFORM & TIMING DIAGRAM** 

**==> picture [459 x 267] intentionally omitted <==**

**----- Start of picture text -----**<br>
VIH<br>VIL<br>VOH<br>80% of Waveform<br>OUTPUT DISABLE<br>50% of Waveform<br>(HIGH IMPEDANCE<br>STATE)<br>20% of Waveform<br>VOL<br>7wae! _<br>Fall T —_— Rise| — _— | —_— tPLZ — | —— tPZL<br>Time Time i TW<br>T<br>Duty Cycle (%) = TW/T x 100<br>TRI-STATE INPUT<br>CLOCK OUTPUT<br>**----- End of picture text -----**<br>


~~**www.ecliptek.com | Specification Subject to Change Without Notice  |  Revision P 12/07/2018 |  Page 3 of 4**~~ 

**Ecliptek, LLC** 5458 Louie Lane, Reno, NV 89511 

1-800-ECLIPTEK or 714.433.1200 

## **EC3645ETTTS-12.288M** 

## **Test Circuit for CMOS Output** 

**==> picture [438 x 174] intentionally omitted <==**

**----- Start of picture text -----**<br>
Frequency<br>Oscilloscope<br>Counter<br>Probe<br>Supply  (Note 2)<br>Voltage<br>+ Current _ (VDD) Output<br>Meter<br>+ +<br>Power Voltage 0.01µF 0.1µF CL<br>Supply Meter (Note 1) (Note 1) (Note 3)<br>Ground<br>_ _<br>No Connect<br>or Tri-State<br>**----- End of picture text -----**<br>


Note 1: An external 0.1µF low frequency tantalum bypass capacitor in parallel with a 0.01µF high frequency ceramic bypass capacitor close to the package ground and VDD pin is required. Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>300MHz) passive probe is recommended. 

Note 3: Capacitance value CL includes sum of all probe and fixture capacitance. 

~~**www.ecliptek.com | Specification Subject to Change Without Notice  |  Revision P 12/07/2018 |  Page 4 of 4** a~~ **Ecliptek, LLC** 5458 Louie Lane, Reno, NV 89511 1-800-ECLIPTEK or 714.433.1200