PD -95183

International
IOR Rectifier

IRG4PC40WPbF

INSULATED GATE BIPOLAR TRANSISTOR

Features

- Designed expressly for Switch-Mode Power Supply and PFC (power factor correction) applications
- Industry-benchmark switching losses improve efficiency of all power supply topologies
- 50% reduction of Eoff parameter
- Low IGBT conduction losses
- Latest-generation IGBT design and constructionoffers tighter parameters distribution, exceptional reliability
- Lead-Free



n-channel

$V_{CES} = 600V$

$V_{CE(on)\ typ.} = 2.05V$

$@V_{GE} = 15V, I_C = 20A$

Benefits

- Lower switching losses allow more cost-effective operation than power MOSFETs up to 150 kHz ("hard switched" mode)
- Of particular benefit to single-ended converters and boost PFC topologies 150W and higher
- Low conduction losses and minimal minority-carrier recombination make these an excellent option for resonant mode switching as well (up to >>300 kHz)



TO-247AC

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{CES}	Collector-to-Emitter Breakdown Voltage	600	V
I_C @ T_C = 25°C	Continuous Collector Current	40	A
I_C @ T_C = 100°C	Continuous Collector Current	20	
I_{CM}	Pulsed Collector Current ①	160	
I_{LM}	Clamped Inductive Load Current ②	160	
V_{GE}	Gate-to-Emitter Voltage	± 20	V
E_{ARV}	Reverse Voltage Avalanche Energy ③	160	mJ
P_D @ T_C = 25°C	Maximum Power Dissipation	160	W
P_D @ T_C = 100°C	Maximum Power Dissipation	65	
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Soldering Temperature, for 10 seconds	300 (0.063 in. (1.6mm) from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.77	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient, typical socket mount	—	40	
Wt	Weight	6 (0.21)	—	g (oz)

04/23/04

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)CES}$	Collector-to-Emitter Breakdown Voltage	600	—	—	V	V_{GE} = 0V, I_C = 250µA
$V_{(BR)ECS}$	Emitter-to-Collector Breakdown Voltage ④	18	—	—	V	V_{GE} = 0V, I_C = 1.0A
$\Delta V_{(BR)CES}/\Delta T_J$	Temperature Coeff. of Breakdown Voltage	—	0.44	—	V/°C	V_{GE} = 0V, I_C = 1.0mA
$V_{CE(ON)}$	Collector-to-Emitter Saturation Voltage	—	2.05	2.5	V	I_C = 20A V_{GE} = 15V
		—	2.36	—		I_C = 40A See Fig.2, 5
		—	1.90	—		I_C = 20A , T_J = 150°C
$V_{GE(th)}$	Gate Threshold Voltage	3.0	—	6.0		V_{CE} = V_{GE}, I_C = 250µA
$\Delta V_{GE(th)}/\Delta T_J$	Temperature Coeff. of Threshold Voltage	—	13	—	mV/°C	V_{CE} = V_{GE}, I_C = 250µA
g_{fe}	Forward Transconductance ⑤	18	28	—	S	V_{CE} = 100 V, I_C =20A
I_{CES}	Zero Gate Voltage Collector Current	—	—	250	µA	V_{GE} = 0V, V_{CE} = 600V
		—	—	2.0		V_{GE} = 0V, V_{CE} = 10V, T_J = 25°C
		—	—	2500		V_{GE} = 0V, V_{CE} = 600V, T_J = 150°C
I_{GES}	Gate-to-Emitter Leakage Current	—	—	±100	nA	V_{GE} = ±20V

Switching Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
Q_g	Total Gate Charge (turn-on)	—	98	147	nC	I_C = 20A
Q_{ge}	Gate - Emitter Charge (turn-on)	—	12	18		V_{CC} = 400V See Fig.8
Q_{gc}	Gate - Collector Charge (turn-on)	—	36	54		V_{GE} = 15V
$t_{d(on)}$	Turn-On Delay Time	—	27	—	ns	
t_r	Rise Time	—	22	—		T_J = 25°C
$t_{d(off)}$	Turn-Off Delay Time	—	100	150		I_C = 20A, V_{CC} = 480V
t_f	Fall Time	—	74	110		V_{GE} = 15V, R_G = 10Ω
E_{on}	Turn-On Switching Loss	—	0.11	—	mJ	Energy losses include "tail"
E_{off}	Turn-Off Switching Loss	—	0.23	—		See Fig. 9,10, 14
E_{ts}	Total Switching Loss	—	0.34	0.45		
$t_{d(on)}$	Turn-On Delay Time	—	25	—	ns	T_J = 150°C,
t_r	Rise Time	—	23	—		I_C = 20A, V_{CC} = 480V
$t_{d(off)}$	Turn-Off Delay Time	—	170	—		V_{GE} = 15V, R_G = 10Ω
t_f	Fall Time	—	124	—		Energy losses include "tail"
E_{ts}	Total Switching Loss	—	0.85	—	mJ	See Fig.10,11, 14
L_E	Internal Emitter Inductance	—	13	—	nH	Measured 5mm from package
C_{ies}	Input Capacitance	—	1900	—	pF	V_{GE} = 0V
C_{oes}	Output Capacitance	—	140	—		V_{CC} = 30V See Fig. 7
C_{res}	Reverse Transfer Capacitance	—	35	—		f = 1.0MHz

Notes:

① Repetitive rating; V_{GE} = 20V, pulse width limited by max. junction temperature. (See fig. 13b)

② V_{CC} = 80%(V_{CES}), V_{GE} = 20V, L = 10µH, R_G = 10Ω, (See fig. 13a)

③ Repetitive rating; pulse width limited by maximum junction temperature.

④ Pulse width ≤ 80µs; duty factor ≤ 0.1%.

⑤ Pulse width 5.0µs, single shot.



Fig. 1 - Typical Load Current vs. Frequency
(Load Current = I_{RMS} of fundamental)



Fig. 2 - Typical Output Characteristics



Fig. 3 - Typical Transfer Characteristics



Fig. 4 - Maximum Collector Current vs. Case Temperature



Fig. 5 - Typical Collector-to-Emitter Voltage vs. Junction Temperature



Fig. 6 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig. 7 - Typical Capacitance vs. Collector-to-Emitter Voltage



Fig. 8 - Typical Gate Charge vs. Gate-to-Emitter Voltage



Fig. 9 - Typical Switching Losses vs. Gate Resistance



Fig. 10 - Typical Switching Losses vs. Junction Temperature



Fig. 11 - Typical Switching Losses vs. Collector-to-Emitter Current



Fig. 12 - Turn-Off SOA



Fig. 13a - Clamped Inductive Load Test Circuit



Fig. 13b - Pulsed Collector Current Test Circuit



Fig. 14a - Switching Loss Test Circuit

*** Driver same type as D.U.T., VC = 480V**



Fig. 14b - Switching Loss Waveforms

TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. øP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 ° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154" [3.91].
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247 WITH THE EXCEPTION OF DIMENSION c.

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.37	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.034	0.38	0.86	
c1	.015	.030	0.38	0.76	
D	.776	.815	19.71	20.70	4
D1	.515	-	13.08	-	5
D2	.020	.030	0.51	0.76	
E	.602	.625	15.29	15.87	4
E1	.540	-	13.72	-	
e	.215 BSC		5.46 BSC		
e1	.010		2.54		
L	.559	.634	14.20	16.10	
L1	.146	.169	3.71	4.29	
N	5		7.62 BSC		
øP	.140	.144	3.56	3.66	
øP1	-	.275	-	6.98	
Q	.209	.224	5.31	5.69	
R	.178	.216	4.52	5.49	
S	.217 BSC		5.51 BSC		

TO-247AC Part Marking Information

EXAMPLE: THIS IS AN IRFPE30
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2000
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 04/04

Note: For the most current drawings please refer to the IR website at:
http://www.irf.com/package/