




LMT024FNHFWA-NAN

LCD Module User Manual

Prepared by:	Checked by:	Approved by:
SunQi		
Date: 2022-07-12	Date:	Date:

Rev.	Descriptions	Release Date
0.1	Preliminary release	2022-04-07
0.2	Minor Updata	2022-06-09
0.3	Minor Updata	2022-07-05
0.4	Minor Updata	2022-07-12

Table of Content

1. Basic Specifications.....	3
1.1 Block Diagram.....	3
1.2 Terminal Functions.....	4
2. Absolute Maximum Ratings.....	5
3. Electrical Characteristics.....	5
3.1 DC Characteristics.....	5
3.2 AC Characteristics.....	5
3.3 Backlight Control Timing.....	6
4. Functions.....	8
4.1 Display Commands.....	8
4.2 Power off the LCD Module.....	12
4.3 Refreshing The LCD Module.....	12
5. Optical Characteristics.....	13
6. LCD Module Design and Handling Precautions.....	15
7. Appendix A <Inspection items and criteria for appearance defect>.....	17
8. Outline Drawing.....	18


1. Basic Specifications

Screen Size(Diagonal) :	2.4"
Color Depth:	262K color
Number of dots :	320 x 240(RGB)
Active Area :	48.96 x 36.72 mm
Dot Pitch :	0.153 x 0.153 mm
Display Technology :	a-Si TFT active matrix
Display Mode :	Transmissive With Normally White
Interface:	80-8bit parallel I/F/ SPI4-line 8bit serial I/F II
Pixel Configuration :	RGB Vertical Stripe
Viewing Direction :	All viewing angle
Backlight Type:	LEDs
Outline Dimension :	71.5 x 49.1 x 7.70MAX mm
Operating Temperature :	-20 ~ +70°C (No Condensation)
Storage Temperature :	-30 ~ +80°C (No Condensation)

Note:

1. For saturated color display content (eg. pure-red, pure-green, pure-blue or pure-colors-combinations).
2. For "color scales" display content.
3. Color tone may slightly change by temperature and driving condition.

1.1 Block Diagram



1.2 Terminal Functions

Pin No.	PIN Name	I/O	Descriptions	
			80-8bit parallel I/F	4-line 8bit serial I/F II
1	VSS	Power	Negative power supply ,0V	No connect or fix this pin at VSS level.
2	VSS	Power		
3	BLEN	Input	Backlight control.Program dimming levels by driving pin with digital pulses.	No connect
4	VDD	Power	Positive power supply	No connect or fix this pin at VDD level.
5	VDD	Power		
6	/RD	Input	Read enable input, active LOW	No connect or fix this pin at VSS level.
7	/WR	Input	Write enable input, active LOW	No connect
8	D/C	Input	Register Select Signal: D/C = H, Transferring the Display Data D/C = L, Transferring the Control Data	
9	/CS	Input	Chip Select Signal: /CS=L, enable access to the LCD module /CS=H, disable access to the LCD module	
10	D0	I/O	Data Bus	No connect or fix this pin at VSS level.
:	:	I/O		
17	D7	I/O		
18	/RES	Input	Reset Signal: /RES = L, Initialization is executed /RES = H, Normal running	No connect
19	FMARK	Output	Displaying timing frame signal	No connect
20	NC	-	No connect	No connect
21	NC(VSS)	Power	No connect or fix this pin at VSS level.	Negative power supply ,0V
22	NC(VDD)	Power	No connect or fix this pin at VDD level.	Positive power supply
23	NC(SI)	Input	No connect or fix this pin at VSS level.	Serial in signal.
24	NC(SCL)	Input	No connect	Serial Clock
25	NC(D/C)	Input		Register Select Signal: D/C = H, Transferring the Display Data D/C = L, Transferring the Control Data
26	NC(/RES)	Input		Reset Signal: /RES = L, Initialization is executed /RES = H, Normal running
27	NC(/CS)	Input		Chip Select Signal: /CS=L, enable access to the LCD module /CS=H, disable access to the LCD module
28	NC(BLEN)	Input		Backlight control.Program dimming levels by driving pin with digital pulses.

Note: SPI and parallel port configuration method

Mode	Install	No install
80-8bit parallel I/F (default)	RP1,RP2,RP3(100 Ω , 0603*4) R1,R3,R5,R7 (0 Ω ,0603)	R2,R4,R6,R8 C9,C10,C12,C13,C14 C15,C18,C20,C21
4-line 8bit serial I/F II	RP3(100 Ω , 0603*4) R1,R4,R6,R8(0 Ω ,0603) C9,C10,C12,C13,C14(0 Ω ,0603) C15,C18,C20,C21(0 Ω ,0603)	RP1,RP2 R2,R3,R5,R7,R12

2. Absolute Maximum Ratings

Items	Symbol	Min.	Max.	Unit	Condition
Supply Voltage	VDD	-0.3	+5.3	V	VSS = 0V
Input Voltage	/RES, /WR, /RD D0~D7, D/C, /CS	-0.3	3.4	V	VSS = 0V
Operating Temperature	T _{OP}	-20	+70	°C	-
Storage Temperature	T _{ST}	-30	+80	°C	-

Cautions:

Any Stresses exceeding the Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

3. Electrical Characteristics


3.1 DC Characteristics

VDD=5.0V, VSS=0V, T_{OP}=25°C

Items	Symbol	MIN.	TYP.	MAX.	Unit	Application Pin
Supply Voltage	VDD	4.7	5.0	5.3	V	VDD
Input High Voltage	V _{IH}	2.4	-	3.4	V	/RES, /CS, D/C,
Input Low Voltage	V _{IL}	-	-	1.0	V	D0~D7, /WR, /RD
Output High Voltage	V _{OH}	2.7	-	-	V	D0~D7, FMARK
Output Low Voltage	V _{OL}	-	-	0.7	V	
Operating Current	IDD	-	86.4	90	mA	Backlight are ON
	IDD	-	6.36	6.5	mA	Backlight are OFF

3.2 AC Characteristics


3.2.1 8080 Mode System Bus Timing



VDD=3.3V, VSS=0V, Ta= 25 °C

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/C	T _{AST}	Address setup time	0		ns	-
	T _{AHT}	Address hold time (Write/Read)	10		ns	
/CS	T _{CHW}	Chip select "H" pulse width	0		ns	-
	T _{CS}	Chip select setup time (Write)	15		ns	
	T _{RCS}	Chip select setup time (Read ID)	45		ns	
	T _{RCSFM}	Chip select setup time (Read FM)	355		ns	
	T _{CSF}	Chip select wait time (Write/Read)	10		ns	
	T _{CSH}	Chip select hold time	10		ns	
/WR	T _{WC}	Write cycle	66		ns	
	T _{WRH}	Control pulse "H" duration	15		ns	
	T _{WRL}	Control pulse "L" duration	15		ns	
RDX (ID)	T _{RC}	Read cycle (ID)	160		ns	When read ID data
	T _{RDH}	Control pulse "H" duration (ID)	90		ns	
	T _{RDL}	Control pulse "L" duration (ID)	45		ns	
/RD (FM)	T _{RCFM}	Read cycle (FM)	450		ns	When read from frame memory
	T _{RDHFM}	Control pulse "H" duration (FM)	90		ns	
	T _{RDLFM}	Control pulse "L" duration (FM)	355		ns	
D[7:0]	DST	Data setup time	10		ns	For CL=30pF
	T _{DHT}	Data hold time	10		ns	
	T _{RAT}	Read access time (ID)		40	ns	
	T _{RATFM}	Read access time (FM)		340	ns	
	T _{ODH}	Output disable time	20	80	ns	

3.2.2 Reset Timing

VDD=3.3V, VSS=0V, T_{OP}=25°C

Item	Symbol	MIN.	TYP.	MAX.	Unit
Reset LOW pulse width	T _{RW}	10	-	-	us
Reset time	T _{RT}	-	-	120	ms


3.3 Backlight Control Timing

VDD=3.3V, VSS=0V, T_{OP}=25°C

Signal	Symbol	Parameter	Spec.			Unit	Description
			Min	TYP.	MAX.		
BLEN	T_{HI}	Time Delay between Steps	0.5	-	-	us	H:1.2V L:0.5V
	T_{LO}	CTRL LOW Time for Diming	0.5	-	500	us	
	T_{SD}	CTRL LOW ,shutdown Pulse Width	-	1.6	-	ms	

Note:for basic ON/OFF function,please beware of minimum pulse width.

Register BLEN timing



4. Functions

4.1 Display Commands

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
NOP	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)	No operation
SWRESET	0	↑	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset
RDDID	0	↑	1	-	0	0	0	0	0	1	0	0	(04h)	Read display ID
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		ID1 read
	1	1	↑	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20		ID2 read
	1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		ID3 read
RDDST	0	↑	1	-	0	0	0	0	1	0	0	1	(09h)	Read display status
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	MH	ST24		-
	1	1	↑	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON		-
	1	1	↑	-	ST15	ST14	INVON	ST12	ST11	DISON	TEON	GCS2		-
	1	1	↑	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0		-
RDDPM	0	↑	1	-	0	0	0	0	1	0	1	0	(0Ah)	Read display power
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	0	0		
RDD MADCTL	0	↑	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read display
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	MY	MX	MV	ML	RGB	MH	0	0		-
RDD COLMOD	0	↑	1	-	0	0	0	0	1	1	0	0	(0Ch)	Read display pixel
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	0	D6	D5	D4	0	D2	D1	D0		-
RDDIM	0	↑	1	-	0	0	0	0	1	1	0	1	(0Dh)	Read display image
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	VSSON	0	INVON	0	0	GC2	GC1	GC0		-
RDDSM	0	↑	1	-	0	0	0	0	1	1	1	0	(0Eh)	Read display signal
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	↑	-	TEON	TEM	0	0	0	0	0	0		-
RDOSDR	0	↑	1	-	0	0	0	0	1	1	1	1	(0Fh)	Read display self-diagnostic result
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	D7	D6	0	0	0	0	0	0		-
SLPIN	0	↑	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in
SLPOUT	0	↑	1	-	0	0	0	1	0	0	0	1	(11h)	Sleep out
PTLON	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on
NORON	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)
INVOFF	0	↑	1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off
INVON	0	↑	1	-	0	0	1	0	0	0	0	1	(21h)	Display inversion on
GAMSET	0	↑	1	-	0	0	1	0	0	0	0	1	(26h)	Display inversion
	1	↑	1	-	0	0	0	0	GC3	GC2	GC1	GC0		on
DISPOFF	0	↑	1	-	0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
CASET	0	↑	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address set
	1	↑	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start:
	1	↑	1		XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		$0 \leq XS \leq X$
	1	↑	1		XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address start:
	1	↑	1		XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		$S \leq XE \leq X$
RASET	0	↑	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
	1	↑	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start:
	1	↑	1		YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		$0 \leq YS \leq Y$
	1	↑	1		YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address start:
	1	↑	1		YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		$S \leq YE \leq Y$
RAMWR	0	↑	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
	1	↑	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		Write data
	1	↑	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		
	1	↑	1	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
RAMRD	0	↑	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		Read data
	1	1	↑	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		
	1	1	↑	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
PTLAR	0	↑	1	-	0	0	1	1	0	0	0	0	(30h)	Partial start/end address set
	1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start address: (0, 1, 2, ..P)
	1	↑	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		
	1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end address (0, 1, 2, 3, ..P)
	1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		
VSCRDEF	0	↑	1	-	0	0	1	1	0	0	1	1	(33h)	Vertical scrolling definition
	1	↑	1	-	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8		
	1	↑	1	-	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0		
	1	↑	1	-	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8		
	1	↑	1	-	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0		
	1	↑	1	-	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8		
	1	↑	1	-	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0		
TEOFF	0	↑	1	-	0	0	1	1	0	1	0	0	(34h)	Tearing effect line off
TEON	0	↑	1	-	0	0	1	1	0	1	0	1	(35h)	Tearing effect line on
	1	↑	1	-	-	-	-	-	-	-	-	TEM		
MADCTL	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
	1	↑	1	-	MY	MX	MV	ML	RGB	0	0	0		-
VSCRSAADD	0	↑	1	-	0	0	1	1	0	1	1	1	(37h)	Vertical scrolling start address
	1	↑	1	-	VSP15	VSP14	VSP13	VSP12	VSP11	VSP10	VSP9	VSP8		
	1	↑	1	-	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0		
IDMOFF	0	↑	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	0	↑	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
COLMOD	0	↑	1	-	0	0	1	1	1	0	1	0	(3Ah)	Interface pixel format
	1	↑	1	-	0	D6	D5	D4	0	D2	D1	D0		Interface format
RAMWRC	0	↑	1	-	0	0	1	1	1	1	0	0	(3Ch)	Memory write continue
	1	↑	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		Write data
	1	↑	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		
	1	↑	1	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
RAMRDC	0	↑	1	-	0	0	1	1	1	1	1	0	(3Eh)	Memory read continue
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		
	1	1	↑	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		
	1	1	↑	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
TESCAN	0	↑	1	-	0	1	0	0	0	1	0	0	(44h)	Set tear scanline
	1	↑	1	-	N15	N14	N13	N12	N11	N10	N9	N8		
	1	↑	1	-	N7	N6	N5	N4	N3	N2	N1	N0		
RDTESCAN	0	↑	1	-	0	1	0	0	0	1	0	1	(45h)	Get scanline
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	-	-	-	-	-	-	-	N9	N8		
	1	1	↑	-	N7	N6	N5	N4	N3	N2	N1	N0		
WRDISBV	0	↑	1	-	0	1	0	1	0	0	0	1	(51h)	Write display brightness
	1	↑	1	-	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0		
RDISBV	0	↑	1	-	0	1	0	1	0	0	1	0	(52h)	Read display brightness value
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0		
WRCTRLD	0	↑	1	-	0	1	0	1	0	0	1	1	(53h)	Write CTRL display
	1	↑	1	-	0	0	BCTRL	0	DD	BL	0	0		
RDCTRLD	0	↑	1	-	0	1	0	1	0	1	0	0	(54h)	Read CTRL value display
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	0	0	BCTRL	0	DD	BL	0	0		

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
WRCACE	0	↑	1	-	0	1	0	1	0	1	0	1	(55h)	Write content adaptive brightness control and Color enhancement
	1	↑	1	-	CECTRL	0	CE1	CE0	0	0	C1	C0		
RDCABC	0	↑	1	-	0	1	0	1	0	1	1	0	(56h)	Read content adaptive brightness control
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	0	CECTRL	0	0	0	0	C1	C0		
WRCABCMB	0	↑	1	-	0	1	0	1	1	1	1	0	(5Eh)	Write CABC minimum brightness
	1	↑	1	-	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0		
RDCABCMB	0	↑	1	-	0	1	0	1	1	1	1	1	(5Fh)	Read CABC minimum brightness
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0		
RDABCSOR	0	↑	1	-	0	1	1	0	1	0	0	0	(68h)	Read Automatic Brightness Control Self-Diagnostic Result
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	D7	D6	0	0	0	0	0	0		-
RDID1	0	↑	1	-	1	1	0	1	1	0	1	0	(DAh)	Read ID1
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		Read parameter
RDID2	0	↑	1	-	1	1	0	1	1	0	1	1	(DBh)	Read ID2
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20		Read parameter
RDID3	0	↑	1	-	1	1	0	1	1	1	0	0	(DCh)	Read ID3

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑		ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		Read parameter

Note: Please refer to Sitronix [ST7789VI](#) data sheet for more details.

4.2 Power off the LCD Module

It recommends that enter Sleep Mode before power off the LCD module.

4.3 Refreshing The LCD Module

It recommends that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.

5. Optical Characteristics

Item		Symbol	Condition	Min	Typ	Max	Unit	Remark
View Angles		θT	CR ≧ 10	70	80	-	Degree	Note2,3
		θB		70	80	-		
		θL		70	80	-		
		θR		70	80	-		
Contrast Ratio		CR	θ= 0°	600	800	-		Note 3
Response Time		T _{ON}	25℃	-	20	30	ms	Note 4
		T _{OFF}						
Chromaticity	White	x	Backlight is on	-	-	-		Note 1,5
		y		-	-	-		
	Red	x		-	-	-		Note 1,5
		y		-	-	-		
	Green	x		-	-	-		Note 1,5
		y		-	-	-		
	Blue	x		-	-	-		Note 1,5
		y		-	-	-		
Uniformity		U		-	80%	-	%	Note 6
NTSC				65%	70%	-	%	Note 5
Luminance		L		250	300	-	cd/m²	Note 7

Test Conditions:

1. I_{LED A} = 80mA, and the ambient temperature is 25°C.

2. The test systems refer to Note 1 and Note 2.

Note 1: : reference Figure1

The optical characteristics should be measured in dark room. After 5 Minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.

Measuring condition:

- Measuring surroundings: Dark room
- Measuring temperature: $T_a=25^{\circ}\text{C}$.
- Adjust operating voltage to get optimum contrast at the center of the display.

Measured value at the center point of LCD panel after more than 5 minutes while backlight turning on.

Note 2: reference Figure2

The luminance uniformity is calculated by using following formula.

$$\Delta B_p = B_p (\text{Min.}) / B_p (\text{Max.}) \times 100 (\%)$$

$B_p (\text{Max.})$ = Maximum brightness in 9 measured spots

$B_p (\text{Min.})$ = Minimum brightness in 9 measured spots.

Note 3: reference Figure3

The definition of contrast ratio:

$$\text{ContrastRatio(CR)} = \frac{\text{Luminance When LCD is at "White" state}}{\text{Luminance When LCD is at "Black" state}}$$

(Contrast Ratio is measured in optimum common electrode voltage)

“White state “: The state is that the LCD should drive by V_{white} . “Black state” : The state is that the LCD should drive by V_{black} . V_{white} : TBD V_{black} : TBD V .

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time (T_{ON}) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T_{OFF}) is the time between photo detector output intensity changed from 10% to 90%.

Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity Figure4

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity (U)} = L_{\text{min}} / L_{\text{max}}$$





L -----Active area diameter, W ----- Active area width

L_{max} : The measured Maximum luminance of all measurement position.

L_{min} : The measured Minimum luminance of all measurement position.

Note 7: Definition of Luminance:

Measure the luminance of white state at center point.



6. LCD Module Design and Handling Precautions

- Please ensure V0, VCOM is adjustable, to enable LCD module get the best contrast ratio under different temperatures, view angles and positions.
- Normally display quality should be judged under the best contrast ratio within viewable area. Unexpected display pattern may come out under abnormal contrast ratio.
- Never operate the LCD module exceed the absolute maximum ratings.
- Never apply signal to the LCD module without power supply.
- Keep signal line as short as possible to reduce external noise interference.
- IC chip (e.g. TAB or COG) is sensitive to light. Strong light might cause malfunction. Light sealing structure casing is recommended.
- Make sure there is enough space (with cushion) between case and LCD panel, to prevent external force passed on to the panel; otherwise that may cause damage to the LCD and degrade its display result.
- Avoid showing a display pattern on screen for a long time (continuous ON segment).
- LCD module reliability may be reduced by temperature shock.
- When storing and operating LCD module, avoids exposure to direct sunlight, high humidity, high or low temperature. They may damage or degrade the LCD module.
- Never leave LCD module in extreme condition (max./min storage/operate temperature) for more than 48hr.
- Recommend LCD module storage conditions is 0 C~40 C <80%RH.
- LCD module should be stored in the room without acid, alkali and harmful gas.
- Avoid dropping & violent shocking during transportation, and no excessive pressure press, moisture and sunlight.
- LCD module can be easily damaged by static electricity. Please maintain an optimum anti-static working environment to protect the LCD module.(eg. ground the soldering irons properly)
- Be sure to ground the body when handling LCD module.
- Only hold LCD module by its sides. Never hold LCD module by applying force on the heat seal or TAB.
- When soldering, control the temperature and duration avoid damaging the backlight guide or diffuser which might degrade the display result such as uneven display.
- Never let LCD module contact with corrosive liquids, which might cause damage to the backlight guide or the electric circuit of LCD module.
- Only clean LCD with a soft dry cloth, Isopropyl Alcohol or Ethyl Alcohol. Other solvents (e.g. water) may damage the LCD.
- Never add force to components of LCD module. It may cause invisible damage or degrade the module's reliability.
- When mounting LCD module, please make sure it is free from twisting,

- warping and bending.
- Do not add excessive force on surface of LCD, which may cause the display color change abnormally.
- LCD panel is made with glass. Any mechanical shock (e.g. dropping from high place) will damage the LCD module.
- Protective film is attached on LCD screen. Be careful when peeling off this protective film, since static electricity may be generated.
- Polarizer on LCD gets scratched easily. If possible, do not remove LCD protective film until the last step of installation.
- When peeling off protective film from LCD, static charge may cause abnormal display pattern. The symptom is normal, and it will turn back to normal in a short while.

- LCD panel has sharp edges, please handle with care.
- Never attempt to disassemble or rework LCD module.
- If display panel is damaged and liquid crystal substance leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes promptly wash it off using soap and water.

Warranty

This product has been manufactured to our company's specifications as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.


- We cannot accept responsibility for any defect, which may arise from additional manufacturing of the product (including disassembly and reassembly), after product delivery.
- We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.
- We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed our company's acceptance inspection procedures.
- When the product is in CCFL models, CCFL service life and brightness will vary according to the performance of the inverter used, leaks, etc. We cannot accept responsibility for product performance, reliability, or defect, which may arise.
- We cannot accept responsibility for intellectual property of a third part, which may arise through the application of our product to our assembly with exception to those issues relating directly to the structure or method of manufacturing of our product.

7. Appendix A <Inspection items and criteria for appearance defect>

Items	Criteria			
Open Segment or Common	Not permitted			
Short	Not permitted			
Wrong Viewing Angle	Not permitted			
Decliners	Not permitted			
Contrast Ration Uneven	According to the limit specimen			
Crosstalk	According to the limit specimen			
White spots	X>1 pixel	A-area	Not permitted	Max 6 spots allowed
		B-area	Max. 1 allowed	
	1/2 pixel<X≤1 pixel	A-area	Not permitted	
		B-area	Max. 2 allowed	
	X≤1/2 pixel	A-area	Max. 1 allowed	
		B-area	Max. 4 allowed	
Black Sport	X>1 pixel	A-area	Not permitted	
		B-area	Max. 2 allowed	
	X≤1/2 pixel	A-area	Max. 1 allowed	
		B-area	Max. 4 allowed	
Line Defect	Apparent vertical horizontal line defects are not permitted			

Note:

1. On Pixel include 3 dots (RedDot + GreenDot + BlueDot)
2. Definition of Panel "A-area" and "B-area"



8. Outline Drawing

