


MDT0144ASHR-MULTI	128 x 128	MULTI Interface	TFT Module
<b>Specification</b>			
Version: 1		Date: 18/05/2019	
<b>Revision</b>			
1	16/05/2019	First issue	

Display Features			
Display Size	1.44"		
Resolution	128 x 128		
Orientation	Square		
Appearance	RGB		
Logic Voltage	3.3V		
Interface	RGB/MCU/SPI		
Brightness	640 cd/m <sup>2</sup>		
Touchscreen	RTP		
Module Size	32.36 x 38.00 x 4.20mm		
Operating Temperature	-20°C ~ +70°C		
Pinout	35 way FFC		Box Quantity
Pitch	0.5mm	---	---

DESIGN • MANUFACTURE • SUPPLY

\* - For full design functionality, please use this specification in conjunction with the ST7735S specification.(Provided Separately)

Display Accessories	
Part Number	Description

Optional Variants	
Appearances	Voltage



\* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 1.44'TFT-LCD contains 128x128 pixels, and can display up to 65K colors.

\* Features

- Low Input Voltage: 3.3V(TYP)
- Display Colors of TFT LCD: 65K colors
- Interface: 8/16Bit MCU Interface  
3-line/4-line Serial Interface


General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	25.4976(H)*26.496(V) (1.44inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K	colors	-
Number of pixels	128(RGB)*128	dots	-
Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.1992(H)*0.207(V)	mm	-
Viewing angle	6:00	o'clock	-
Controller IC	ST7735S	-	-
Display mode	Transmissive/Normally White	-	-
Operating temperature	-20~+70	°C	-
Storage temperature	-30~+80	°C	-

\* Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)		32.36		mm	-
	Vertical(V)		38.0		mm	-
	Depth(D)		4.2		mm	-
Weight			TBD		g	-



**Block Diagram**




---

DESIGN • MANUFACTURE • SUPPLY



# Outline dimension



# Input terminal Pin Assignment

NO	SYMBOL	DISCRIPTION	I/O																									
1	YU	Touch panel Top Film Terminal	A/D																									
2	XL	Touch panel Left Glass Terminal	A/D																									
3	YD	Touch panel Bottom Film Terminal	A/D																									
4	XR	Touch panel Right Glass Terminal	A/D																									
5	GND	Ground.	P																									
6	VCC	Supply voltage(3.3V).	P																									
7	IOVCC	Supply voltage(1.65-3.3V).	P																									
8	IM0	MCU Parallel Interface Type Selection	I																									
9	IM2	<table border="1"> <thead> <tr> <th>SPI4W</th> <th>IM2</th> <th>IM0</th> <th>Interface type</th> <th>DB Pin in use</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>0</td> <td>DBI Tyb_ 8-bit interface</td> <td>DB7-DB0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>DBI Tyb_ 16-bit interface</td> <td>DB15-DB0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>3-Wire 9 BIT data serial interface</td> <td>SDA SCL CS</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>4-Wire 8 BIT data serial interface</td> <td>SDA SCL CS RS</td> </tr> </tbody> </table>		SPI4W	IM2	IM0	Interface type	DB Pin in use	0	1	0	DBI Tyb_ 8-bit interface	DB7-DB0	0	1	1	DBI Tyb_ 16-bit interface	DB15-DB0	0	0	0	3-Wire 9 BIT data serial interface	SDA SCL CS	1	0	0	4-Wire 8 BIT data serial interface	SDA SCL CS RS
SPI4W	IM2			IM0	Interface type	DB Pin in use																						
0	1			0	DBI Tyb_ 8-bit interface	DB7-DB0																						
0	1			1	DBI Tyb_ 16-bit interface	DB15-DB0																						
0	0		0	3-Wire 9 BIT data serial interface	SDA SCL CS																							
1	0	0	4-Wire 8 BIT data serial interface	SDA SCL CS RS																								
10	SP14W																											
11-25	DB15-DB1	DB[15:1] are used as MCU parallel interface data bus. -In serial interface, D[15:1] are not used and should be fixed at VsDDI or DGND level.	I/O																									
26	DB0(SPI-SDA)	-DB0 is the serial input/output signal in serial interface mode.	I/O																									
27	RD	-Read Enable in 8080 MCU Parallel Interface. -If not used, please fix this pin at VDDI or DGND level.	I																									
28	RS(SPI-SCL)	-Display data/command Selection Pin in MCU Interface. -D/CX='1': Display Data or Parameter. -D/CX='0': Command Data. -In Serial Interface, this is used as SCL. -If not used, please fix this pin at VDDI or DGND level	I																									
29	RESET	-This signal will reset the device and it must be applied to properly initialize the chip. -Signal is active low	I																									
30	CS	-Chip Selection Pin	I																									



		-Low Enable.	
31	WR(SPI-RS)	-Write Enable in MCU Parallel Interface. -In 4-line SPI, this pin is used as D/CX (data/ command selection). -If not used, please fix this pin at VDDI or DGND level.	I
32	LEDK1	Cathode pin OF backlight	P
33	LEDK2	Cathode pin OF backlight	P
34	LEDA1	Anode pin of backlight	P
35	LEDA2	Anode pin of backlight	P




---

DESIGN • MANUFACTURE • SUPPLY



# LCD Optical Characteristics

## 1. Optical specification

Item	Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio	CR	$\Theta=0$ Normal viewing angle	200	300	--		
Color Filter Chromaticity	White	$W_X$	0.2670	0.3070	0.3470		
		$W_Y$	0.2969	0.3369	0.3769		
	Red	$R_X$	0.5385	0.5785	0.6185		
		$R_Y$	0.2998	0.3398	0.3798		
	Green	$G_X$	0.3009	0.3409	0.3809		
		$G_Y$	0.5280	0.5680	0.6080		
	Blue	$B_X$	0.1104	0.1504	0.1904		
		$B_Y$	0.0548	0.0948	0.1348		
Viewing angle	Hor.	$\Theta_L$	--	60	--		
		$\Theta_R$	--	60	--		
	Ver.	$\Theta_U$	--	60	--		
		$\Theta_D$	--	30	--		
Option View Direction			6:00				



Note.1 These items are measured by C light.

Note.2 Definition of Viewing Angle( $\theta$ ,  $\phi$ ),refer to Fig.1 as below :





Fig.1 Definition of Viewing Angle

Note.3 Using CPT LC+ EWV Polarizer+Corresponding Backlight, reference only, Measure device : BM-5A (TOPCON) · viewing cone=  $1^\circ$  ·  $I_L=20\text{mA}$



# Electrical Characteristics

## 1. Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCC	-0.3	4.8	V
Digital interface supply Voltage	IOVCC	-0.3	4.6	V
Operating temperature	T <sub>OP</sub>	-20	+70	°C
Storage temperature	T <sub>ST</sub>	-30	+80	°C

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

## 2. DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCC	2.5	3.3	4.8	V	
Digital interface supply Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD	--	1.2	--	mA	
Level input voltage	V <sub>IH</sub>	0.7 IOVCC		IOVCC	V	
	V <sub>IL</sub>	GND		0.3 IOVCC	V	
Level output voltage	V <sub>OH</sub>	0.8 IOVCC		IOVCC	V	
	V <sub>OL</sub>	GND		0.2 IOVCC	V	



### 3. LED Backlight Characteristics


The back-light system is edge-lighting type with 2 chips White LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	$I_F$	30	40	--	mA	
Forward Voltage	$V_F$	--	3.2	--	V	
LCM Luminance	$L_V$	590	640	--	cd/m <sup>2</sup>	Note3
LED life time	Hr	50000	--	--	Hour	Note1,2
Uniformity	AVg	80	--	--	%	Note3

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition:


$T_a=25\pm 3$  °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at  $T_a=25$ °C and  $I_L=40$ mA. The LED lifetime could be decreased if operating  $I_L$  is larger than 40mA. The constant current driving method is suggested.



NOTE 3: Luminance Uniformity of these 9 points is defined as below:





$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

DESIGN • MANUFACTURE • SUPPLY

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$





# TP Feature

## 1. Conditions of use and storage

Item	Value(condition)	Note
Temperature range upon operation	Humidity: 20%~90% non dew, condensation -20°C~70°C	In a simple substance
Temperature range upon storage	Humidity: 20%~90% non dew, condensation -30°C~80°C	In a simple substance

## 2. Electrical property

Item	Value	Note
Maximum voltage	DC5V	
Resistance between terminals	X direction[Film side]:200-600Ω Y direction [Glass side]:300-900Ω	
Insulation resistance	DC 25V 20MΩor above	Connect X + ~X- and Y+ ~Y-, apply 25VDC Between X and Y for perform measurements
Chattering	10 msec or below	
Rating	Voltage is DC 5V	



### 3. Mechanical property

Item	Performance		Note
Input method	Used of an exclusive pen or finger		
Load upon operation	Exclusive pen	60-100g or below	Operation and measurement with a pen must be carried out under the following tip condition s: Stylus pen material : POM(ployacetal) . Tip : Diameter 3.0mm, SR 0.8 mm
	Finger	60-100g or below	Operations and measurement methods simulate d for a finger must be carried out under the fo llowing tip conditions. Material :Silicon rubber (Hardness : 30°Hs) Tip : Diameter 12.0 mm, SR 12.5mm
Surface hardness	Pencil hardness : 3H or above		It complies with the way of test method JIS K5400.

### 4. Optical property

Item	Performance	Note
Total light transmittance	80% or above	JIS K7105
Haze	5% or below	JIS K7136
Film specification	Polished type with hard coated surface	



# AC Characteristic

## 1. Display Parallel 8/16-bit Interface Timing Characteristics (8080 system)




Figure 1 Parallel Interface Timing Characteristics (8080 Series MCU Interface)

Ta=25 °C, VDDI=1.65~3.7V, VDD=2.5~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	TAST	Address Setup Time	0		ns	
	TAHT	Address Hold Time (Write/Read)	10		ns	
CSX	TCHW	Chip Select 'H' Pulse Width	0		ns	
	TCS	Chip Select Setup Time (Write)	15		ns	
	TRCS	Chip Select Setup Time (Read ID)	45		ns	
	TRCSFM	Chip Select Setup time (Read FM)	355		ns	
	TCSF	Chip Select Wait Time (Write/Read)	10		ns	
	TCSH	Chip Select Hold Time	10		ns	
WRX	TWC	Write Cycle	66		ns	
	TWRH	Control Pulse 'H' Duration	15		ns	
	TWRL	Control Pulse 'L' Duration	15		ns	
RDX (ID)	TRC	Read Cycle (ID)	160		ns	
	TRDH	Control Pulse 'H' Duration (ID)	90		ns	When Read ID Data
	TRDL	Control Pulse 'L' Duration (ID)	45		ns	

RDX (FM)	TRCFM	Read Cycle (FM)	450		ns	When Read from Frame Memory
	TRDHFM	Control Pulse "H" Duration (FM)	90		ns	
	TRDLFM	Control Pulse "L" Duration (FM)	355		ns	
D[17:0]	TDST	Data Setup Time	10		ns	For CL=30pF
	TDHT	Data Hold Time	10		ns	
	TRAT	Read Access Time (ID)		40	ns	
	TRATFM	Read Access Time (FM)		340	ns	
	TODH	Output Disable Time	20	80	ns	

Table 4 8080 Parallel Interface Characteristics




Figure 2 Rising And Falling Timing for Input And Output Signal




Figure 3 Chip Selection (CSX) Timing




Figure 4 Write-to-Read And Read-to-Write Timing

Note: The rising time and falling time ( $T_r$ ,  $T_f$ ) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

## 2. Display Serial Interface Timing Characteristics (3-line SPI system)




Figure 6 3-line Serial Interface Timing

$T_a=25\text{ }^\circ\text{C}$ ,  $V_{DDI}=1.65\sim 3.7\text{V}$ ,  $V_{DD}=2.5\sim 4.8\text{V}$

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	$T_{CSS}$	Chip Select Setup Time (Write)	15		ns	
	$T_{CSH}$	Chip Select Hold Time (Write)	15		ns	
	$T_{CSS}$	Chip Select Setup Time (Read)	60		ns	
	$T_{SCC}$	Chip Select Hold Time (Read)	65		ns	
	$T_{CHW}$	Chip Select "H" pulse width	40		ns	
SCL	$T_{SCYCW}$	Serial Clock Cycle (Write)	66		ns	
	$T_{SHW}$	SCL "H" Pulse Width (Write)	15		ns	
	$T_{SLW}$	SCL "L" Pulse Width (Write)	15		ns	
	$T_{SCYCR}$	Serial Clock Cycle (Read)	150		ns	
	$T_{SHR}$	SCL "H" Pulse Width (Read)	60		ns	
	$T_{SLR}$	SCL "L" Pulse Width (Read)	60		ns	
SDA (DIN) (DOUT)	$T_{SDS}$	Data Setup Time	10		ns	For Maximum $CL=30\text{pF}$ For Minimum $CL=8\text{pF}$
	$T_{SDH}$	Data Hold Time	10		ns	
	$T_{ACC}$	Access Time	10	50	ns	
	$T_{OH}$	Output Disable Time	15	50	ns	

Table 6 3-line Serial Interface Characteristics

Note : The rising time and falling time ( $T_r$ ,  $T_f$ ) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of  $V_{DDI}$  for Input signals.

### 3. Display Serial Interface Timing Characteristics (4-line SPI system)




Figure 7 4-line Serial Interface Timing


Ta=25 °C, VDDI=1.65~3.7V, VDD=2.5~4.8V

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	TCSS	Chip Select Setup Time (Write)	45		ns	
	TCSH	Chip Select Hold Time (Write)	45		ns	
	TCSS	Chip Select Setup Time (Read)	60		ns	
	TSCC	Chip Select Hold Time (Read)	65		ns	
	TCHW	Chip Select "H" Pulse Width	40		ns	
SCL	TSCYCW	Serial Clock Cycle (Write)	66		ns	-Write Command & Data Ram
	TSHW	SCL "H" Pulse Width (Write)	15		ns	
	TSLW	SCL "L" Pulse Width (Write)	15		ns	-Read Command & Data Ram
	TSCYCR	Serial Clock Cycle (Read)	150		ns	
	TSHR	SCL "H" Pulse Width (Read)	60		ns	
TSLR	SCL "L" Pulse Width (Read)	60		ns		
D/CX	TDCS	D/CX Setup Time	10		ns	
	TDCH	D/CX Hold Time	10		ns	
SDA (DIN) (DOUT)	TSDS	Data Setup Time	10		ns	For Maximum CL=30pF
	TSDH	Data Hold Time	10		ns	
	TACC	Access Time	10	50	ns	For Minimum CL=8pF
	TOH	Output Disable Time	15	50	ns	

Table 7 4-line Serial Interface Characteristics

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

### 4. Reset Timing Characteristics



Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	$t_{RESW}$	Reset Pulse Duration	10	-	us
	$t_{REST}$	Reset Cancel	-	5	ms
				120	ms


Table 14 Reset Timing

Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time ( $t_{RT}$ ) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset Starts

- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- Spike Rejection also applies during a valid reset pulse as shown below:



- When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.




# LCD Module Out-Going Quality Level

## 1. VISUAL & FUNCTION INSPECTION STANDARD


### 1.1 Inspection conditions

Inspection performed under the following conditions is recommended.

- Temperature :  $25 \pm 5^{\circ}\text{C}$
- Humidity :  $65\% \pm 10\% \text{RH}$
- Viewing Angle : Normal viewing Angle.
- Illumination: Single fluorescent lamp (300 to 700Lux)
- Viewing distance: 30-50cm



### 1.2 Definition



- Zone A : Effective Viewing Area(Character or Digit can be seen)
- Zone B : Viewing Area except Zone A
- Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)
- Zone D : IC Bonding Area

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer



### 1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II

AQL:




Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot-Line defect	Light dot, Dim spot, Polarizer Bubble ; Polarizer accidented spot.	
6	Soldering appearance	Good soldering , Peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	




**1.4 Criteria (Visual)**

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO, T: Height of LCD	(1) The edge of LCD broken	 <table border="1" data-bbox="758 667 1455 817"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td>≤3.0mm</td> <td>&lt;Inner border line of the seal</td> <td>≤T</td> </tr> </tbody> </table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
X	Y	Z						
≤3.0mm	<Inner border line of the seal	≤T						
	(2) LCD corner broken	 <table border="1" data-bbox="833 1124 1375 1227"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td>≤3.0mm</td> <td>≤L</td> <td>≤T</td> </tr> </tbody> </table>	X	Y	Z	≤3.0mm	≤L	≤T
X	Y	Z						
≤3.0mm	≤L	≤T						
	(3) LCD crack	 <p style="text-align: center;">Crack Not allowed</p>						



2.0

Spot defect



X

$$\Phi = (X + Y) / 2$$

① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.10$	Ignore		
$0.10 < \Phi \leq 0.20$	3( distance $\geq 10$ mm)		
$0.20 < \Phi \leq 0.25$	2		
$\Phi > 0.3$	0		

② Dim spot (LCD/TP/Polarizer dim dot, light leakage, dark spot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		
$0.10 < \Phi \leq 0.20$	3( distance $\geq 10$ mm)		
$0.20 < \Phi \leq 0.25$	2		
$\Phi > 0.3$	0		

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		
$0.3 < \Phi \leq 0.5$	2( distance $\geq 10$ mm)		
$\Phi > 0.5$	0		

④ Pixel bad points (light dot, Dim dot, color dot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		
$0.15 < \Phi \leq 0.2$	2( distance $\geq 10$ mm)		
$\Phi > 0.2$	0		

⑤ Polarizer Bubble



Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		
$0.3 < \Phi \leq 0.4$	3(distance $\geq 10$ m)		
$0.4 < \Phi \leq 0.5$	2		
$\Phi > 0.5$	0		





3.0	Line defect (LCD/TP /Polarizer backlight black/white line, scratch, stain)	Width(mm)	Length(m m)	Acceptable Qty		
				A	B	C
		$\Phi \leq 0.03$	Ignore	Ignore		
		$0.03 < W \leq 0.04$	$L \leq 3.0$	$N \leq 2$		
		$0.04 < W \leq 0.05$	$L \leq 2.0$	$N \leq 1$		
	$0.05 < W$	Define as spot defect				
4.0	Electronic Comp onents SMT	Not allow missing parts, solderless connection, cold solder joint, mis match, The positive and negative polarity opposite				
5.0	Display color& B rightness	<p>1. Color : Measuring the color coordinates, The measurement standar d according to the datasheet or samples.</p> <p>2. Brightness : Measuring the brightness of White screen, The measu rement standard according to the datasheet or Samples.</p>				
6.0	LCD Mura	By 5% ND filter invisible.				

7.0	RTP Related	TP film bubble/ accidented spot	Size $\Phi$ (mm)	Acceptable Qty		
				A	B	C
			$\Phi \leq 0.1$	Ignore		
			$0.1 < \Phi \leq 0.2$	3 (distance $\geq 10$ mm)		
			$0.25 < \Phi \leq 0.3$	2		
	$\Phi > 0.3$	0				
			Ignore			



			<table border="1"> <thead> <tr> <th rowspan="2">Width(mm)</th> <th rowspan="2">Length(mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.03</math></td> <td>Ignore</td> <td colspan="3">Ignore</td> </tr> <tr> <td><math>0.03 &lt; W \leq 0.04</math></td> <td><math>L \leq 3.0</math></td> <td colspan="3"><math>N \leq 2</math></td> </tr> <tr> <td><math>0.04 &lt; W \leq 0.05</math></td> <td><math>L \leq 2.0</math></td> <td colspan="3"><math>N \leq 1</math></td> </tr> <tr> <td><math>0.05 &lt; W</math></td> <td colspan="4">Define as spot defect</td> </tr> </tbody> </table>	Width(mm)	Length(mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.03$	Ignore	Ignore			$0.03 < W \leq 0.04$	$L \leq 3.0$	$N \leq 2$			$0.04 < W \leq 0.05$	$L \leq 2.0$	$N \leq 1$			$0.05 < W$	Define as spot defect			
Width(mm)	Length(mm)	Acceptable Qty																													
		A	B	C																											
$\Phi \leq 0.03$	Ignore	Ignore																													
$0.03 < W \leq 0.04$	$L \leq 3.0$	$N \leq 2$																													
$0.04 < W \leq 0.05$	$L \leq 2.0$	$N \leq 1$																													
$0.05 < W$	Define as spot defect																														
		Assembly deflection	beyond the edge of backlight $\leq 0.2\text{mm}$																												
		Bulge (undulation included)	<p>The ITO film plumped below 0.40mm, it's ok.</p> 																												
		Newton Ring	<p>Newton Ring area <math>&gt; 1/3</math> TP area NG</p> <p>Newton Ring area <math>\leq 1/3</math> TP area OK</p> 																												



		TP corner broken X : length Y : width Z : height	<table border="1"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>X≤3mm</td> <td>Y≤3mm</td> <td>Z&lt;COVER thickness s</td> </tr> </table> <p>*Circuitry broken is not allowed.</p>	X	Y	Z	X≤3mm	Y≤3mm	Z<COVER thickness s	 <p>A 3D perspective diagram of a blue rectangular cover with a purple irregular shape representing a broken corner. Dimension lines indicate X (length), Y (width), and Z (height).</p>
		X	Y	Z						
X≤3mm	Y≤3mm	Z<COVER thickness s								
TP edge broken X : length Y : width Z : height	<table border="1"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>X≤4mm</td> <td>Y≤2mm</td> <td>Z&lt;COVER thickness</td> </tr> </table> <p>* Circuitry broken is not allowed.</p>	X	Y	Z	X≤4mm	Y≤2mm	Z<COVER thickness	 <p>A 3D perspective diagram of a blue rectangular cover with a purple irregular shape representing a broken edge. Dimension lines indicate X (length), Y (width), and Z (height).</p>		
X	Y	Z								
X≤4mm	Y≤2mm	Z<COVER thickness								

Criteria ( functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed



# Reliability Test Result

## 1. Condition

Item	Condition	Inspection after test
High Temperature Operating	70 °C, 96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1. Air bubble in the LCD; 2. Non-display; 3. Missing segments/line; 4. Glass crack; 5. Current IDD is twice higher than initial value.
Low Temperature Operating	-20 °C, 96HR	
High Temperature Storage	80 °C, 96HR	
Low Temperature Storage	-30 °C, 96HR	
High Temperature & High Humidity Operating	+60 °C, 90% RH, 96 hours.	
Thermal Shock (Non-operation)	-30 °C, 30 min ↔ 80 °C, 30 min, Change time: 5min 20CYC.	
ESD test	C=150pF, R=330, 5points/panel Air: ±8KV, 5times; Contact: ±6KV, 5 times; (Environment: 15 °C ~ 35 °C, 30% ~ 60%).	
Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke: 1.5mm Sweep: 10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces, 80cm (MEDIUM BOX)	

### Remark:

1. The test samples should be applied to only one test item.
2. Sample size for each test item is 5~10pcs.
3. For Damp Proof Test, Pure water (Resistance > 10MΩ) should be used.
4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.



# Cautions and Handling Precautions

## 1. Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.  
Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.  
If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.  
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

## 2. Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.  
It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.  
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

