

## OptiMOS™ - 6 Power-Transistor





### Product Summary

|                  |     |            |
|------------------|-----|------------|
| $V_{DS}$         | 40  | V          |
| $R_{DS(on),max}$ | 3.0 | m $\Omega$ |
| $I_D$            | 60  | A          |

### Features

- OptiMOS™ - power MOSFET for automotive applications
- Half-Bridge - N-channel - Enhancement mode - Logic Level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

PG-TDSON-8-56



| Type             | Package       | Marking  |
|------------------|---------------|----------|
| IAUC60N04S6L030H | PG-TDSON-8-56 | 6N04L030 |

Maximum ratings per channel, at  $T_j=25^\circ\text{C}$ , unless otherwise specified

| Parameter                                    | Symbol         | Conditions                                                                           | Value        | Unit             |
|----------------------------------------------|----------------|--------------------------------------------------------------------------------------|--------------|------------------|
| Drain current                                | $I_D$          | $V_{GS}=10\text{V}$ ,<br>Chip Limitation <sup>1,2)</sup>                             | 119          | A                |
|                                              |                | $V_{GS}=10\text{V}$ ,<br>DC current <sup>3)</sup>                                    | 60           |                  |
|                                              |                | $T_a=85^\circ\text{C}$ , $V_{GS}=10\text{V}$ ,<br>$R_{thJA}$ on 2s2p <sup>2,4)</sup> | 22           |                  |
| Pulsed drain current <sup>2)</sup>           | $I_{D,pulse}$  | $T_C=25^\circ\text{C}$ , $t_p=100\mu\text{s}$                                        | 311          |                  |
| Avalanche energy, single pulse <sup>2)</sup> | $E_{AS}$       | $I_D=20\text{A}$ , $R_{g,min}=25\Omega$                                              | 100          | mJ               |
| Avalanche current, single pulse              | $I_{AS}$       | $R_{g,min}=25\Omega$                                                                 | 20           | A                |
| Gate source voltage                          | $V_{GS}$       | -                                                                                    | $\pm 16$     | V                |
| Power dissipation                            | $P_{tot}$      | $T_C=25^\circ\text{C}$                                                               | 75           | W                |
| Operating and storage temperature            | $T_j, T_{stg}$ | -                                                                                    | -55 ... +175 | $^\circ\text{C}$ |

| Parameter | Symbol | Conditions | Values |      |      | Unit |
|-----------|--------|------------|--------|------|------|------|
|           |        |            | min.   | typ. | max. |      |

### Thermal characteristics<sup>2)</sup>

|                                                      |            |   |   |    |     |     |
|------------------------------------------------------|------------|---|---|----|-----|-----|
| Thermal resistance, junction - case                  | $R_{thJC}$ | - | - | -  | 2.0 | K/W |
| Thermal resistance, junction - ambient <sup>4)</sup> | $R_{thJA}$ | - | - | 34 | -   |     |

### Electrical characteristics, at $T_j=25^\circ\text{C}$ , unless otherwise specified

#### Static characteristics

|                                  |               |                                                     |     |     |     |            |
|----------------------------------|---------------|-----------------------------------------------------|-----|-----|-----|------------|
| Drain-source breakdown voltage   | $V_{(BR)DSS}$ | $V_{GS}=0V, I_D=1mA$                                | 40  | -   | -   | V          |
| Gate threshold voltage           | $V_{GS(th)}$  | $V_{DS}=V_{GS}, I_D=25\mu A$                        | 1.2 | 1.6 | 2.0 |            |
| Zero gate voltage drain current  | $I_{DSS}$     | $V_{DS}=40V, V_{GS}=0V, T_j=25^\circ\text{C}$       | -   | -   | 1   | $\mu A$    |
|                                  |               | $V_{DS}=40V, V_{GS}=0V, T_j=125^\circ\text{C}^{2)}$ | -   | -   | 10  |            |
| Gate-source leakage current      | $I_{GSS}$     | $V_{GS}=16V, V_{DS}=0V$                             | -   | -   | 100 | nA         |
| Drain-source on-state resistance | $R_{DS(on)}$  | $V_{GS}=4.5V, I_D=30A$                              | -   | 3.1 | 4.2 | m $\Omega$ |
|                                  |               | $V_{GS}=10V, I_D=30A$                               | -   | 2.3 | 3.0 |            |

| Parameter | Symbol | Conditions | Values |      |      | Unit |
|-----------|--------|------------|--------|------|------|------|
|           |        |            | min.   | typ. | max. |      |

### Dynamic characteristics<sup>2)</sup>

|                              |              |                                                       |   |      |      |    |
|------------------------------|--------------|-------------------------------------------------------|---|------|------|----|
| Input capacitance            | $C_{iss}$    | $V_{GS}=0V, V_{DS}=25V,$<br>$f=1MHz$                  | - | 1637 | 2128 | pF |
| Output capacitance           | $C_{oss}$    |                                                       | - | 458  | 596  |    |
| Reverse transfer capacitance | $C_{rss}$    |                                                       | - | 29   | 44   |    |
| Turn-on delay time           | $t_{d(on)}$  | $V_{DD}=20V, V_{GS}=10V,$<br>$I_D=60A, R_G=3.5\Omega$ | - | 3    | -    | ns |
| Rise time                    | $t_r$        |                                                       | - | 2    | -    |    |
| Turn-off delay time          | $t_{d(off)}$ |                                                       | - | 16   | -    |    |
| Fall time                    | $t_f$        |                                                       | - | 8    | -    |    |

### Gate Charge Characteristics<sup>2)</sup>

|                       |               |                                                      |   |     |     |    |
|-----------------------|---------------|------------------------------------------------------|---|-----|-----|----|
| Gate to source charge | $Q_{gs}$      | $V_{DD}=32V, I_D=60A,$<br>$V_{GS}=0 \text{ to } 10V$ | - | 5.0 | 6.6 | nC |
| Gate to drain charge  | $Q_{gd}$      |                                                      | - | 5.2 | 7.9 |    |
| Gate charge total     | $Q_g$         |                                                      | - | 27  | 35  |    |
| Gate plateau voltage  | $V_{plateau}$ |                                                      | - | 3.0 | -   | V  |

### Reverse Diode

|                                                |               |                                             |   |     |     |    |
|------------------------------------------------|---------------|---------------------------------------------|---|-----|-----|----|
| Diode continuous forward current <sup>2)</sup> | $I_S$         | $T_C=25^\circ C$                            | - | -   | 75  | A  |
| Diode pulse current <sup>2)</sup>              | $I_{S,pulse}$ | $T_C=25^\circ C, t_p=100\mu s$              | - | -   | 341 |    |
| Diode forward voltage                          | $V_{SD}$      | $V_{GS}=0V, I_F=30A,$<br>$T_J=25^\circ C$   | - | 0.8 | 1.1 | V  |
| Reverse recovery time <sup>2)</sup>            | $t_{rr}$      | $V_R=20V, I_F=50A,$<br>$di_F/dt=100A/\mu s$ | - | 30  | -   | ns |
| Reverse recovery charge <sup>2)</sup>          | $Q_{rr}$      |                                             | - | 18  | -   | nC |

<sup>1)</sup> Practically the current is limited by overall system design including customer specific PCB.


<sup>2)</sup> The parameter is not subject to production test - specified by design.

<sup>3)</sup> The product can operate at specified current based on best practice to minimize electromigration at the solder joint. For rare events and inrush currents the value may be exceeded.

<sup>4)</sup> Device on 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5, -7). PCB is vertical in still air.


### 1 Power dissipation

$$P_{\text{tot}} = f(T_C); V_{\text{GS}} = 10 \text{ V}$$



### 2 Drain current


$$I_D = f(T_C); V_{\text{GS}} = 10 \text{ V}$$



### 3 Safe operating area

$$I_D = f(V_{\text{DS}}); T_C = 25 \text{ °C}; D = 0$$


parameter:  $t_p$



### 4 Max. transient thermal impedance


$$Z_{\text{thJC}} = f(t_p)$$

parameter:  $D = t_p/T$




## 5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25\text{ °C}$ 

parameter:  $V_{GS}$ 



## 6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25\text{ °C}$ 


parameter:  $V_{GS}$ 


## 7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6\text{ V}$ 

parameter:  $T_j$ 



## 8 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(T_j); I_D = 30\text{ A}; V_{GS} = 10\text{ V}$ 


## 9 Typ. gate threshold voltage


$$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$$

parameter:  $I_D$



## 10 Typ. capacitances


$$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$$



## 11 Typical forward diode characteristics

$$I_F = f(V_{SD})$$


parameter:  $T_j$



## 12 Avalanche characteristics


$$I_{AS} = f(t_{AV})$$

parameter:  $T_{j(start)}$




### 13 Avalanche energy

$$E_{AS} = f(T_j)$$



### 14 Drain-source breakdown voltage


$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$




### 15 Typ. gate charge

$$V_{GS} = f(Q_{gate}); I_D = 40 \text{ A pulsed}$$

parameter:  $V_{DD}$



### 16 Gate charge waveforms



- 1) Excluded mold flash  
2) Removal on mold gate: Intrusion 0.1mm, Protrusion 0.1mm  
3) Lead length up to anti flash line  
All dimensions are in units mm  
The drawing is in compliance with ISO 128-30, Projection Method 1 [  ]

Figure 1: Dimensions of the stencil. The figure consists of two detailed technical drawings of a stencil. The left drawing is a top-down view showing a central rectangular area with four L-shaped apertures. Dimensions include overall width of 2.205, central width of 1.245, and various apertures with widths like 0.6, 0.11, and 0.05. The right drawing is a side view showing the profile of the stencil with dimensions for height (2.05, 2.06) and aperture widths (0.87, 1.15, 1.24). A legend at the bottom identifies solid grey as copper, diagonal lines as solder mask, and hatched areas as stencil apertures. A note states "Based on stencil thickness 0.15 mm" and "All dimensions are in units mm".

[illegible]

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© Infineon Technologies AG 2020**  
**All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances.

For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History

---

| Version      | Date       | Changes         |
|--------------|------------|-----------------|
| Revision 1.0 | 18.09.2020 | Final datasheet |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |
|              |            |                 |