



2SB1201/2SD1801

Bipolar Transistor

(-50V, (-)2A, Low $V_{CE(sat)}$, (PNP)NPN Single TP/TP-FA

ON Semiconductor®

<http://onsemi.com>

Applications

- Voltage regulators, relay drivers, lamp drivers, electrical equipment

Features

- Adoption of FBET, MBIT processes
- Low collector-to-emitter saturation voltage
- Small and slim package making it easy to make 2SB1201/2SD1801-used sets smaller
- Large current capacitance and wide ASO
- Fast switching speed

Specifications () : 2SB1201


Absolute Maximum Ratings at $T_a=25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Collector-to-Base Voltage	V_{CBO}		(-)60	V
Collector-to-Emitter Voltage	V_{CEO}		(-)50	V
Emitter-to-Base Voltage	V_{EBO}		(-)6	V
Collector Current	I_C		(-)2	A
Collector Current (Pulse)	I_{CP}		(-)4	A

Continued on next page.


Package Dimensions unit : mm (typ)

7518-003



Package Dimensions unit : mm (typ)


7003-003



Product & Package Information


- Package : TP
- JEITA, JEDEC : SC-64, TO-251
- Minimum Packing Quantity : 500 pcs./bag

Marking (TP, TP-FA)




- Package : TP-FA
- JEITA, JEDEC : SC-63, TO-252
- Minimum Packing Quantity : 700 pcs./reel

Packing Type (TP-FA) : TL



Electrical Connection



2SB1201 / 2SD1801

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings	Unit
Collector Dissipation	P _C		0.8	W
		T _c =25°C	15	W
Junction Temperature	T _j		150	°C
Storage Temperature	T _{stg}		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


Electrical Characteristics at T_a=25°C

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Collector Cutoff Current	I _{CBO}	V _{CB} =(-)50V, I _E =0A			(-) 100	nA
Emitter Cutoff Current	I _{EBO}	V _{EB} =(-)4V, I _C =0A			(-) 100	nA
DC Current Gain	h _{FE1}	V _{CE} =(-)2V, I _C =(-)100mA	100*		560*	
	h _{FE2}	V _{CE} =(-)2V, I _C =(-)1.5A	40			
Gain-Bandwidth Product	f _T	V _{CE} =(-)10V, I _C =(-)50mA		150		MHz
Output Capacitance	C _{ob}	V _{CB} =(-)10V, f=1MHz		(22)12		pF
Collector-to-Emitter Saturation Voltage	V _{CE(sat)}	I _C =(-)1A, I _B =(-)50mA		(-0.3)0.15	(-0.7)0.4	V
Base-to-Emitter Saturation Voltage	V _{BE(sat)}	V _{CE} =(-)1A, I _C =(-)50mA		(-)0.9	(-)1.2	V
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C =(-)10μA, I _E =0A	(-)60			V
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C =(-)1mA, R _{BE} =∞	(-)50			V
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E =(-)10μA, I _C =0A	(-)6			V
Turn-On Time	t _{on}	See specified Test Circuit.		60		ns
Storage Time	t _{stg}			(450)550		ns
Fall Time	t _f			30		ns

* : The 2SB1201/2SD1801 are classified by 100mA h_{FE} as follows :

Rank	R	S	T	U
h _{FE}	100 to 200	140 to 280	200 to 400	280 to 560









Switching Time Test Circuit













I_C=10I_{B1}= -10I_{B2}=500mA, V_{CC}=25V
For PNP, the polarity is reversed.

Ordering Information

Device	Package	Shipping	memo
2SB1201S-E	TP	500pcs./bag	Pb Free
2SB1201T-E	TP	500pcs./bag	
2SD1801S-E	TP	500pcs./bag	
2SD1801T-E	TP	500pcs./bag	
2SB1201S-TL-E	TP-FA	700pcs./reel	
2SB1201T-TL-E	TP-FA	700pcs./reel	
2SD1801S-TL-E	TP-FA	700pcs./reel	
2SD1801T-TL-E	TP-FA	700pcs./reel	








Taping Specification

2SB1201S-TL-E, 2SB1201T-TL-E, 2SD1801S-TL-E, 2SD1801T-TL-E

Packing Format

Package Name	Carrier Tape Type	Maximum Number of devices contained (pcs)			Packing format	
		Reel	Inner box	Outer box	Inner BOX (C-1)	Outer BOX (A-7)
TP-FA	TP	700	2,100	12,600	3 reels contained Dimensions:mm (external) 183×72×185	6 inner boxes contained Dimensions:mm (external) 440×195×210

Packing method



Reel label

Type No.
LOT No.
Quantity
Origin

Reel label, Inner box label
(unit:mm)

(P) TYPE	000000000
(17) LOT	00
(Q) QTY	0,000 (1) LEAD FREE *
(Z) SPECIAL	*20722005310C*
ASSEMBLY:****	(DIFFUSION:****)

Outer box label

It is a label at the time of factory shipments.
The form of a label may change in physical distribution process.

TYPE CODE	
TYPE	
QTY	0,000 PCS (1) LEAD FREE *
LOT	
PACKAGE	
SPECIAL	
ASSEMBLY:****	(DIFFUSION:****)


NOTE (1)

The LEAD FREE * description shows that the surface treatment of the terminal is lead free.


Label	JEITA Phase
LEAD FREE 3	JEITA Phase 3A
LEAD FREE 4	JEITA Phase 3

Taping configuration

1. Carrier tape size (unit:mm)





2. Device placement direction



Outline Drawing

2SB1201S-TL-E, 2SB1201T-TL-E, 2SD1801S-TL-E, 2SD1801T-TL-E

Land Pattern Example




Bag Packing Specification

2SB1201S-E, 2SB1201T-E, 2SD1801S-E, 2SD1801T-E


1. Packing Format

Package Name	Maximum Number of devices contained (pcs)			
	Bag	Inner box	Outer box	
TP	500	B-1	A-1	A-2
		10, 000	50, 000	30, 000
		Packing format (Dimensions:mm (external))		
		Inner box	Outer box	
		B-1	A-1	A-2
		445×225×55	470×250×300	470×250×190

2. Bag dimensions
(unit:mm)



3. Bag label, Inner box label
(unit:mm)




4. Outer box label
(unit:mm)

It is a label at the time of factory shipments.
The form of a label may change in physical
distribution process,


NOTE (1)
The LEAD FREE * description shows that the
surface treatment of the terminal is lead free.

Label	JEITA Phase
LEAD FREE 3	JEITA Phase 3A
LEAD FREE 4	JEITA Phase 3



Outline Drawing

2SB1201S-E, 2SB1201T-E, 2SD1801S-E, 2SD1801T-E



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.