



CPH5517

Bipolar Transistor (-50V, (-)3A, Low $V_{CE(sat)}$) Complementary Dual CPH5

ON Semiconductor®

<http://onsemi.com>

Applications

- relay drivers, lamp drivers, motor drivers

Features

- Composite type with a PNP/NPN transistor contained in package, facilitating high-density mounting
- The CPH5517 consists of two chips which are equivalent to the CPH3116 and the CPH3216, respectively
- Ultrasmall package permitting applied sets to be small and slim (mounting height : 0.9mm)

Specifications () : PNP

Absolute Maximum Ratings at $T_a=25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings	Unit
Collector-to-Base Voltage	V_{CBO}		(-50)60	V
Collector-to-Emitter Voltage	V_{CEO}		(-)50	V
Emitter-to-Base Voltage	V_{EBO}		(-)5	V
Collector Current	I_C		(-)1.0	A
Collector Current (Pulse)	I_{CP}		(-)3	A
Base Current	I_B		(-)200	mA
Collector Dissipation	P_C	Mounted on a ceramic board (600mm ² ×0.8mm) 1unit	0.9	W
Junction Temperature	T_j		150	°C
Storage Temperature	T_{stg}		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Package Dimensions

unit : mm (typ)


7017A-008




Product & Package Information

- Package : CPH5
- JEITA, JEDEC : SC-74A, SOT-25
- Minimum Packing Quantity : 3,000 pcs./reel


Packing Type : TL



Marking




Electrical Connection



Electrical Characteristics at $T_a=25^{\circ}\text{C}$









Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Collector Cutoff Current	I_{CBO}	$V_{CB}=(-)40\text{V}$, $I_E=0\text{A}$			$(-)0.1$	μA
Emitter Cutoff Current	I_{EBO}	$V_{EB}=(-)4\text{V}$, $I_C=0\text{A}$			$(-)0.1$	μA
DC Current Gain	h_{FE}	$V_{CE}=(-)2\text{V}$, $I_C=(-)100\text{mA}$	200		560	
Gain-Bandwidth Product	f_T	$V_{CE}=(-)10\text{V}$, $I_C=(-)300\text{mA}$		420		MHz
Output Capacitance	C_{ob}	$V_{CB}=(-)10\text{V}$, $f=1\text{MHz}$		(9)6		pF
Collector-to-Emitter Saturation Voltage	$V_{CE(sat)}$	$I_C=(-)500\text{mA}$, $I_B=(-)10\text{mA}$		(-280)	(-430)	mV
				130	190	mV
		$I_C=(-)300\text{mA}$, $I_B=(-)6\text{mA}$		(-145)	(-220)	mV
				90	135	mV
Base-to-Emitter Saturation Voltage	$V_{BE(sat)}$	$I_C=(-)500\text{mA}$, $I_B=(-)10\text{mA}$		(-)0.81	(-)1.2	V
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C=(-)10\mu\text{A}$, $I_E=0\text{A}$	(-50)60			V
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C=(-)1\text{mA}$, $R_{BE}=\infty$	(-)50			V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E=(-)10\mu\text{A}$, $I_C=0\text{A}$	(-)5			V
Turn-On Time	t_{on}	See specified Test Circuit.		(36)38		ns
Storage Time	t_{stg}			(173)332		ns
Fall Time	t_f			(28)40		ns









Switching Time Test Circuit





Ordering Information

Device	Package	Shipping	memo
CPH5517-TL-E	CPH5	3,000pcs./reel	Pb Free








Embossed Taping Specification

CPH5517-TL-E

1. Packing Format

Package Name	Carrier Tape Type	Maximum Number of devices contained (pcs)			Packing format	
		Reel	Inner box	Outer box	Inner BOX (C-1)	Outer BOX (A-7)
CPH5	CPH6	3,000	15,000	90,000	5 reels contained Dimensions:mm (external) 183×72×185	6 inner boxes contained Dimensions:mm (external) 440×195×210


Packing method



Reel label


Type No.
LOT No.
Quantity
Origin

Reel label, Inner box label
(unit:mm)



Outer box label

It is a label at the time of factory shipments.
The form of a label may change in physical
distribution process.




NOTE (1)

The LEAD FREE * description shows that the surface
treatment of the terminal is lead free.


Label	JEITA Phase
LEAD FREE 3	JEITA Phase 3A
LEAD FREE 4	JEITA Phase 3

2. Taping configuration

2-1. Carrier tape size (unit:mm)




2-2. Device placement direction




Those with pin 1 index on the feed hole side.....TL

Outline Drawing
CPH5517-TL-E



Land Pattern Example



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.