



KTBCD430-D1

Product

Bi-stable Cholesteric Display Module 128 x 64 Dots Matrix Build In Voltage Booster

Kentec Electronics (Displays) Limited

URL: http://www.kentec.com.hk

E-mail: t.liang@kentec.com.hk; mf.zou@kentec.com.hk

FS-KTBCD430-D1 10/Oct/2011 PAGE 2 OF 15

CONTENTS

		Page No.
1.	DOCUMENT REVISION HISTORY	3
2.	GENERAL DESCRIPTION	4
3.	MECHANICAL SPECIFICATIONS	4
4.	INTERFACE SIGNALS	6
5.	ABSOLUTE MAXIMUM RATINGS	7
6.	ELECTRICAL SPECIFICATIONS	7
7.	OPTICAL CHARACTERISTICS	8
8.	TIMING CHARACTERISTICS	10
9.	RELIABILITY TEST ITEM	10
10.	SUGGESTIONS FOR USING LCD MODULES	10
11.	INSPECTION STANDARD	13
12.	PACKING(REFERENCE ONLY)	18



FS-KTBCD430-D1 10/Oct/2011 PAGE 3 OF 15

1. Document revision history:

1. Docume	ent revision	history:		
DOCUMENT REVISION	DATE	DESCRIPTION	PREPARED BY	APPROVED BY
01	2011.10.10	First Release.	XW Li	



2. General Description

- 128 x 64 dots, Reflective.
- Wide viewing angle.
- 4-Wire SPI interface.
- Logic voltage: 2.8V (typ.).

3. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Pa	rameter	Specifications	Unit
Outline	dimensions	65.0W) x 43.4(H) x 3.15(D) (Exclude FPC cables and pin header)	mm
	View area	61.0(W) x 31.4 (H)	mm
128x64	TP active area	-	mm
Dot Matrix	LCD active area	55.025(W) x 27.505(H)	mm
Dot Matrix	Display format	128 x 64 dot matrix	dots
	Dot pitch	$0.43(RGB)(W) \times 0.43(H)$	mm
V	Veight	TBD	grams






Figure 1: Outline Drawing



4. Interface signals

Table 2: Pin assignment

Pin No.	Symbol	Description
1	VCC	Power supply voltage (3.3V)
2-5	NC	No connection
6	RS	Data/Register select, set high for data input and low for register input
7	CS	Chip select, low active
8-13	NC	No connection
14	RESET	Reset signal input, low active
15	SCLK	Serial clock input
16-17	NC	No connection
18	SDA	Serial data input
19	BUSY	Chip busy signal output, output high level indicates busy status
20	GND	Ground (0V)

5. Absolute Maximum Ratings

5.1 Electrical Maximum Ratings

<u>Table 3: Electrical Maximum Ratings – for IC</u>

Parameter	Symbol	Min.	Max.	Unit	Note
Power supply voltage	VCC	-0.3	+3.6	V	1
Input voltage	Vin	-0.3	+3.9	V	1

Note:

- 1.VCC, GND must be maintained.
- 2. The modules may be destroyed if they are used beyond the absolute maximum ratings.

5.2 Environmental Condition

Table 4

Item	Operat tempera (Top	ture	Stor temper (Ts (Not	Remark	
	Min.	Max.	Min.	Max.	
Ambient temperature	-0°C	+50°C	-20°C	+70°C	Dry
Humidity (Note 1)	90 < 50% RH for 40°	No condensation			

Note 1: Product cannot sustain at extreme storage conditions for long time.

FS-KTBCD430-D1 10/Oct/2011 PAGE 7 OF 15

6. Electrical Specifications

Typical Electrical Characteristics

At Ta = 25 °C, VCC = 3.3V, GND=0V.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage	VCC-GND		3.1	3.3	3.5	V
Supply voltage	VLCD(Note1)		23.3	24	24.7	V
Input voltage low	VIL		0	-	0.2VCC	V
Input voltage high	VIH		0.8VCC	-	VCC	V
Supply current (Logic & LCD)	ICC	VCC=3.3V	-	2	3	mA

7. Optical Characteristics

Table 6: Optical specifications

		* *				
Items	Symbol	Condition	Spe	Unit		
Items	Symbol	Condition	Min.	Typ.	Max.	Cint
Image refresh tim	e -	VCC=3.3V, VLCD=24V, @25°C	-	1.8	-	S
Contrast Ratio	CR		-	6	-	-
Но	$\phi 1(3 \text{ o'clock})$		-	80	-	
Viewing angle Ho	Ver. $\frac{\theta 2(9 \text{ o'clock})}{\theta 2(12 \text{ o'clock})}$ VLCD= optimum voltage	VLCD=	-	80	-	dog
1 CR 2 1		optimum voltage	-	80	-	deg.
Ve	$\theta 1(6 \text{ o'clock})$		-	80	-	

Note 1: Contrast Ratio

B1 = Pixel luminance at stable dark state

B2 = Pixel luminance at stable bright state

Contrast Ratio = B1/B2.

Note 2: Viewing Angle




Figure 2



8. Timing Characteristics

8.1 SPI write timing




Figure 3: 4-Wire SPI write procedure

Table 7: 4-Wire SPI write timing

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	60	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	20	-	-	ns
t _{DSW}	Write Data Setup Time	30	-	-	ns
t _{DHW}	Write Data Hold Time	30	-	-	ns
T_{CLKL}	Clock Low Time	30	-	-	ns
T _{CLKH}	Clock High Time	30	-	-	ns
t _{css}	Chip Select Setup Time (for D7 input)	30	-	-	ns
t _{CSH}	Chip Select Hold Time (for D0 input)	30	-	-	ns
$t_{\mathbf{R}}$	Rise Time	_	-	10	ns
t _F	Fall Time	-	-	10	ns



FS-KTBCD430-D1 10/Oct/2011 PAGE 9 OF 15

8.2 Command table

		man			In 1	lnc.	D.C.	D.1	D	l a -	D 1.0
RS	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	10-1F	0	0	0	1	A 3	A 2	A 1	Ao	Set column	Set the higher nibble of the column address register using A3A2A1A0 as data bits. The higher nibble of column address is reset to 0000b after POR.
		0	0	0	0	B 3	B 2	Bı	Bo	address	Set the lower nibble of the column address register using B3B2B1B0 as data bits. The lower nibble of column address is reset to 0000b after POR.
0	2A-2F	0	0	1	0	1	X 2	1	Xo	Set Power Control Register	 X2: 0: turns off the internal voltage booster (POR) 1: turns on the internal voltage booster X0: 0: turns off the Bias Voltage buffer (POR) 1: turns on the Bias Voltage buffer
0	31	0	0	1	1	0	0	0	1	Driving update	Update RAM content to the screen through segment and common pins. Driving sequence is always in: VA clearing phase? VA Idle phase? AA clearing phase? AA Idle phase? Driving phase
0	32	0	0	1	1	0	0	1	0	Driving Scheme	X6: Segment value at active clearing 1: All segment (exclude DSEG) are zero at active clear 0: All segment (exclude DSEG) are one at active clear (POR=0) X5X4: 00: SEG_D and COM_D are in Hi-Z 01: NA 10: SEG_D as data 0, COM_D scanning (POR) 11: SEG_D as data 1, COM_D scanning X3: drive polarity 0: M starts as 1 at Drive phase for Scheme A (POR) 1: M starts as 0 at Drive phase for Scheme A X2: view area and active area clearing polarity 0: M starts as 1 at Clear phase for Scheme A (POR) 1: M starts as 0 at Clear phase for Scheme A Refer to the Table 8-2: Polarity Setting in Scheme B for Scheme B setting X1: All segment data in viewing area clear phase 0: Data = 0 (POR) 1: Data = 1 X0: Driving Scheme 0: Scheme A (POR) 1: Scheme B – Frame Inversion Display start line register is reset to 000000 after POR for all MUX modes.
0		0	X6	X 5	X 4	X 3	X 2	X 1	X ₀	G + D: 1	D: 1
0	40-4F	0	1	X 5	X 4	X 3	X 2	X 1	Xo		Display start line register is reset to 000000 after POR for all MUX modes.

FS-KTBCD430-D1 10/Oct/2011 PAGE 10 OF 15

RS	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	80	1	0	0	0	0	0	0	0	Communa	Set the table data by sending the command 0x80
											and then 8 byte data.
0	A[6:0]	*	0	0	0	0	0	0	0		A[6:0]: 0X00
0	B[4:0] C[4:0]	*	*	B5 C5	B ₄ C ₄	B ₃ C ₃	B ₂ C ₂	B ₁ C ₁	B ₀ C ₀	Set the	B[4:0]: View Area Clearing Duration
0	D[4:0]	*	*	D5	D ₄	D ₃	D_2	D ₁	D ₀	Dirving	C[4:0]: View Area Idle Duration
0	E[4:0]	*	*	E 5	E4	E 3	E 2	Eı	Eo	Parameter	D[4:0]: Active Area Clearing Duration
0	F[4:0]	*	*	F ₅	F ₄	F ₃	F ₂	Fı	F ₀	Table	E[4:0] : Active Area Idle Duration
0	G[6:0]	*	G ₆	G ₅	G ₄	G ₃	G ₂	G1	G_0		F[4:0] : Driving Duration
0	H[6:0]	*	H ₆	H5	H4	H 3	H 2	Hı	Ho		G[6:0] : Clearing Voltage
0	11[0.0]		110	115	114	113	112	111	110		H[6:0]: Driving Voltage
										Set VA	Repeat times is X ₃ X ₂ X ₁ X ₀ (POR=0001)
0	93	1	0	0	1	0	0	1	1	clearing	*Remark: If VA clearing phase repeat time is set
										phase	to 0, it is also needed to set the idle1 phase repeat
0		0	0	0	0	X 3	X_2	Xı	X_0	repeat times	
										1	Repeat times is X ₂ X ₂ X ₁ X ₀ (POR=0001)
0	94	1	0	0	1	0	1	0	0	Set idle1	*Remark: If Idle1 phase repeat time is set to 0, it is
										phase	also needed to set the VA clearing phase repeat
0		0	0	0	0	X 3	X_2	X_1	X_0	repeat times	time to 0.
										Set AA	time to 0.
0	95	1	0	0	1	0	1	0	1		Repeat times is $X_3X_2X_1X_0$ (POR=0001)
										clearing	*Remark: If AA clearing phase repeat time is set
										phase	to 0, it is also needed to set the idle2 phase repeat
0		0	0	0	0	X 3	X_2	X 1	X_0	repeat	time to 0.
										times	707 0001
0	96	1	0	0	1	0	1	1	0	Set idle2	Repeat times is X ₃ X ₂ X ₁ X ₀ (POR=0001)
	, ,	1					-			phase	*Remark: If Idle2 phase repeat time is set to 0, it is
		0	0	0	0	X3	X_2	Xı	X_0	repeat times	also needed to set the AA clearing phase repeat
			, i							-	time to 0.
0	97	1	0	0	1	0	1	1	1	Set drive	Repeat times is X ₃ X ₂ X ₁ X ₀ (POR=0001)
0		0	0	0	0	X 3	X_2	Xı	V.	pnase	
		U	U	U	U	Λ3	A2	ΛI	X 0	repeat times	
								_		Set	X0:
0	A0-A1	1	0	1	0	0	0	0	X_0	Segment	0: Column address 00h is mapped to SEG0 (POR)
										Re-map	1: Column address 83h is mapped to SEG0
											X2X1X0:
0	A2	1	0	1	0	0	0	1	0		000: 1/9
	112	1		1				1			001: 1/8,
										Set LCD	010: 1/7, (POR)
										Bias	011: 1/6,
											100: 1/5,
0		0	0	0	0	0	X_2	X_1	X_0		101: 1/4.6,
											110: 1/4.3,
											111: 1/4
0	A3	1	0	1	0	0	0	1	1		Analog Block Control
0	AS	I	0	1	U	"	"	1	1	Set analog	X4X3 = 00: Disable
										control	X4X3 = 11: Enable
0		0	0	0	X 4	X 3	0	Xı	0	Control	X1 = 0: Standard BIAS VOLTAGE Buffer Setting
											X1 = 1: Extra BIAS VOLTAGE Buffer Setting
0	A4-A5	1	0	1	0	0	1	0	X 0	Set Entire	X0=0: normal display (POR)
L	A4-A3	_ ı	L		\perp^{σ}	L		L	A0	Display	X0=1: entire display on
	A C + 7	1	_		0	0			37	Set Reverse	X0=0: normal display (POR)
0	A6-A7	1	0	1	0	0	1	1	Xo	Display	X0=1: reverse display
0	A8	1	0	1	0	1	0	0	0	Set	1 2
	Ao	1		1	U	1		"		Multiplex	To select multiplex ratio N MUX
0		0	X 6	X 5	X_4	X 3	X_2	\mathbf{X}_{1}	X_0	Ratio	N = X6X5X4X3X2X1X0 from 2 to 64(POR)
	1			1	1			<u> </u>	<u> </u>		ı



RS	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	A9	1	0	1	0	1	0	0	1	Analog	X0:
	120	•		_						Control	0: OFF (POR)
0		0	0	0	0	0	0	0	X_0	Auto	1: ON
0	AD	1	0	1	0	1	1	0	1	RAM	X0:
											0: RAM read/write horizontal (POR)
0		0	0	0	0	0	0	0	X 0	Direction	1: RAM read/write vertical
0	B0-B7	1	0	1	1	0	X_2	Xı	X 0	Set Page	Set GDDRAM Page Address (0-7) for read/write
	Вовт	1	Ů	1	1	Ů	712	2 1	210	Address	using X2X1X0 (POR=000)
										Set COM	X3=0: normal mode (POR)
	C0 – C8	1	1	0	0	X3	0	0	0	Output	X3=1: remapped mode
	C0 C0	1	1			713				Scan	COM0 to COM [N-1] becomes COM [N-1] to
										Direction	COM0 when Multiplex ratio is equal to N.
											After POR, $X5X4X3X2X1X0 = 0$
0	D3	1	1	0	1	0	0	1	1		After setting MUX ratio less than default value,
0	DS	1	1	0	1	U	U	1	1		data will be displayed at the beginning/towards
											the end of display matrix.
											To move display towards Row 0 by L,
										Offset	X5X4X3X2X1X0 = L
0		0	0	X5	X_4	X3	X_2	X ₁	X_0		To move display away from Row 0 by L,
		Ü		21.5	214	213	712	2 1	210		X5X4X3X2X1X0 = Y - L
											Note: max value of $L = Y - \text{display MUX}$
										G 6	Y represents POR default MUX
0	E2	1	1	1	0	0	0	1	0	Software	Initialize internal status registers.
0		1	1	1	0	0	0	1	1	Reset	C .
0	E3	1	1	1	0	0	0	1	1		No operation
0	E9	1	1	1	0	1	0	0	1	Set Bias	X7: Bias Resistor Ladder Enable
0		377						0	0	Resistor	0: Disable (POR)
0		X7	0	0	0	0	1	0	0	Ladder	1: Enable
0	F6	1	1	1	1	0	1	1	0		X6: Oscillator Enable
0		0	X6	0	0	0	0	0	0	Oscillator	0: Disable (POR)
U		U	Λ6	U	U	U	U	U	U		1: Enable

9. Reliability Test Item

Test Item	Test Condition	Test result determinant gist	
High temperature storage	70±3 ; 240H	the inspection of	
Low temperature storage	-20±3 ; 240H	appearance and function character.	
High temperature /humidity storage	40 ±3 , 90%±3%RH; 96H		
High temperature operation	50±3 ; 240H	no objection of the function	
Low temperature operation	0±3 ; 240H	character; no fatal objection of the appearance.	
Temperature Shock	-0±3 , 30min? 50±3 , 30min; 10cycle	inspect the objections appearance, function & the whole structure	



10. Suggestions for using LCD modules

10.1 Handling of LCM

- 1. The LCD screen is made of glass. Don't give excessive external shock, or drop from a high place.
- 2. If the LCD screen is damaged and the liquid crystal leaks out, do not lick and swallow. When the liquid is attach to your hand, skin, cloth etc, wash it off by using soap and water thoroughly and immediately.
- 3. Don't apply excessive force on the surface of the LCM.
- 4. If the surface is contaminated ,clean it with soft cloth. If the LCM is severely contaminated , use Isopropyl alcohol/Ethyl alcohol to clean. Other solvents may damage the polarizer . The following solvents is especially prohibited: water , ketone Aromatic solvents etc.
- 5. Exercise care to minimize corrosion of the electrode. Corrosion of the electrodes is accelerated by water droplets, moisture condensation or a current flow in a high-humidity environment.
- 6. Install the LCD Module by using the mounting holes. When mounting the LCD module make sure it is free of twisting, warping and distortion. In particular, do not forcibly pull or bend the I/O cable or the backlight cable.
- 7. Don't disassemble the LCM.
- 8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - Be sure to ground the body when handling the LCD modules.
 - Tools required for assembling, such as soldering irons, must be properly grounded.
 - To reduce the amount of static electricity generated, do not conduct assembling and other work under dry conditions.
 - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- 9. Do not alter, modify or change the the shape of the tab on the metal frame.
- 10. Do not make extra holes on the printed circuit board, modify its shape or change the positions of components to be attached.

FS-KTBCD430-D1 10/Oct/2011 PAGE 13 OF 15

DEFECT TABLE: B

- 11. Do not damage or modify the pattern writing on the printed circuit board.
- 12. Absolutely do not modify the zebra rubber strip (conductive rubber) or heat seal connector
- 13. Except for soldering the interface, do not make any alterations or modifications with a soldering iron.
- 14. Do not drop, bend or twist LCM.

10.2 Storage

- 1. Store in an ambient temperature of 5 to 45 °C, and in a relative humidity of 40% to 60%. Don't expose to sunlight or fluorescent light.
- 2. Storage in a clean environment, free from dust, active gas, and solvent.
- 3. Store in antistatic container.

11. Inspection Standard

SAMPLING METHOD

SAMPLING PLAN: MIL-STD 105E

CLASS OF AQL: LEVEL II/ SINGLE SAMPLING

MAJOR-0.65% MINOR – 1.5%

QUALITY STANDARD


DEFECT	CRITER	IA	TYPE	FIGURE
SHORT CIRCUIT	-		MAJOR	-
MISSING SEGMENT	-		MAJOR	-
UNEVEN / POOR CONTRAST	ı		MAJOR	-
CROSS TALK	1		MAJOR	-
PIN HOLE	$MAX(a,b) \leq$	1 / 4 W	MINOR	1
EXCESS SEGMENT	$MAX(c,d) \leq$	1 / 4 T	MINOR	1
BUBBLES	d* ≥ 0.2	QTY=0	MINOR	2
BLACKS SPOTS	d ≤ 0.3	N.A.**	MINOR	2
	0.3 <d≤0.4< td=""><td>QTY≤1</td><td></td><td></td></d≤0.4<>	QTY≤1		
	0.4 <d< td=""><td>QTY=0</td><td></td><td></td></d<>	QTY=0		
LINE SCRATCHES	x≥0.7 y≥0.05	QTY=0	MINOR	3
BLACK LINE	x≥0.7 y≥0.05	QTY=0	MINOR	3

 $[*]d = MAX (d_1, d_2)$

^{**} N. A . = NOT APPLICABLE



FS-KTBCD430-D1 10/Oct/2011 PAGE 14 OF 15



LINE SCRATCHES / BLACK LINE


FS-KTBCD430-D1 10/Oct/2011 PAGE 15 OF 15

QUALITY STANDARD (CONT .)

Γ	DEFECT	CRITERIA	ТҮРЕ	FIGURE
	CONTACT EDGE	e≤1/2T f≤1/3W g≤3.5		4
CHIPS	BOTTOM GLASS	p≤1.0 q≤3.5 r≤1/2T	MINOR	4
	CORNER	a≤1.5 b≤W		4
	TOP GLASS	a≤3.0 b≤1/3T c≤1/2W		5
GLASS PR	OTRUSION	a ≤ 1/4 W	MINOR	6
RAINBOW		-	MINOR	-

UNLESS STATE OTHERWISE , ALL UNIT ARE IN MILLIMETER .

DEFECT TABLE : B



11. Packing (Reference only)

T.B.D