


Polar™
HiperFET™
Power MOSFET

IXFK44N80P
IXFX44N80P


$$\begin{aligned} V_{DSS} &= 800V \\ I_{D25} &= 44A \\ R_{DS(on)} &\leq 190m\Omega \end{aligned}$$

N-Channel Enhancement Mode
Avalanche Rated
Fast Intrinsic Diode




Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ\text{C to } 150^\circ\text{C}$	800	V
V_{DGR}	$T_J = 25^\circ\text{C to } 150^\circ\text{C}, R_{GS} = 1M\Omega$	800	V
V_{GSS}	Continuous	± 30	V
V_{GSM}	Transient	± 40	V
I_{D25}	$T_C = 25^\circ\text{C}$	44	A
I_{DM}	$T_C = 25^\circ\text{C}$, Pulse Width Limited by T_{JM}	100	A
I_A	$T_C = 25^\circ\text{C}$	22	A
E_{AS}	$T_C = 25^\circ\text{C}$	3.4	J
dv/dt	$I_S \leq I_{DM}, V_{DD} \leq V_{DSS}, T_J = 150^\circ\text{C}$	10	V/ns
P_D	$T_C = 25^\circ\text{C}$	1040	W
T_J		-55 ... +150	$^\circ\text{C}$
T_{JM}		150	$^\circ\text{C}$
T_{stg}		-55 ... +150	$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering	300	$^\circ\text{C}$
T_{SOLD}	1.6 mm (0.062in.) from Case for 10s	260	$^\circ\text{C}$
M_d	Mounting Torque (TO-264)	1.13/10	Nm/lb.in
F_C	Mounting Force (PLUS247)	20..120 / 4.5..27	N/lb
Weight	TO-264	10	g
	PLUS247	6	g

TO-264 (IXFK)



PLUS247 (IXFX)



G = Gate D = Drain
S = Source Tab = Drain

Features

- International Standard Packages
- Fast Intrinsic Diode
- Avalanche Rated
- Low $R_{DS(on)}$
- Low Package Inductance

Advantages

- Easy to Mount
- Space Savings
- High Power Density

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$ Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
BV_{DSS}	$V_{GS} = 0V, I_D = 800\mu A$	800		V
$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 8mA$	3.0		5.0 V
I_{GSS}	$V_{GS} = \pm 30V, V_{DS} = 0V$			± 200 nA
I_{DSS}	$V_{DS} = V_{DSS}, V_{GS} = 0V$ $T_J = 125^\circ\text{C}$			50 μA 1.5 mA
$R_{DS(on)}$	$V_{GS} = 10V, I_D = 22A$, Note 1			190 m Ω


Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
g_{fs}	$V_{DS} = 20\text{V}$, $I_D = 22\text{A}$, Note 1	27	43	S
C_{iss}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$		12	nF
C_{oss}			910	pF
C_{rss}			30	pF
$t_{d(on)}$	Resistive Switching Times $V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{DSS}$ $R_G = 1\Omega$ (External)		28	ns
t_r			22	ns
$t_{d(off)}$			75	ns
t_f			27	ns
$Q_{g(on)}$	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{DSS}$		198	nC
Q_{gs}			67	nC
Q_{gd}			65	nC
R_{thJC}			0.15	$^\circ\text{C/W}$
R_{thCS}				$^\circ\text{C/W}$

Source-Drain Diode


Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
I_S	$V_{GS} = 0\text{V}$			44 A
I_{SM}	Repetitive, Pulse Width Limited by T_{JM}			100 A
V_{SD}	$I_F = 44\text{A}$, $V_{GS} = 0\text{V}$, Note 1			1.5 V
t_{rr}	$I_F = 22\text{A}$, $V_{GS} = 0\text{V}$ $-di/dt = 100\text{A}/\mu\text{s}$ $V_R = 100\text{V}$		8.0	250 ns
I_{RM}				A
Q_{RM}			0.8	μC

Note 1. Pulse test, $t \leq 300\mu\text{s}$, duty cycle, $d \leq 2\%$.

TO-264 Outline



PLUS247™ Outline



IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:	4,835,592	4,931,844	5,049,961	5,237,481	6,162,665	6,404,065 B1	6,683,344	6,727,585	7,005,734 B2	7,157,338B2
	4,860,072	5,017,508	5,063,307	5,381,025	6,259,123 B1	6,534,343	6,710,405 B2	6,759,692	7,063,975 B2	
	4,881,106	5,034,796	5,187,117	5,486,715	6,306,728 B1	6,583,505	6,710,463	6,771,478 B2	7,071,537	

Fig. 1. Output Characteristics @ $T_J = 25^\circ\text{C}$




Fig. 2. Extended Output Characteristics @ $T_J = 25^\circ\text{C}$




Fig. 3. Output Characteristics @ $T_J = 125^\circ\text{C}$




Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 22\text{A}$ Value vs. Junction Temperature




Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 22\text{A}$ Value vs. Drain Current




Fig. 6. Maximum Drain Current vs. Case Temperature




Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Forward Voltage Drop of Intrinsic Diode




Fig. 10. Gate Charge




Fig. 11. Capacitance




Fig. 12. Forward-Bias Safe Operating Area





Fig. 13. Maximum Transient Thermal Impedance





Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.